88019-40N1-002 datasheet, PDF - EEWORLD Datasheet

88019-40N1-002: DescriptionBoard Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.031 inch Pitch, Surface Mount Terminal, Locking, Receptacle; CategoryThe connector The connector; File Size140KB，1 Pages; ManufacturerAces Electronics Co., Ltd.; Environmental Compliance

Download Datasheet Parametric View All

88019-40N1-002 Overview

Board Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.031 inch Pitch, Surface Mount Terminal, Locking, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	305581917
Reach Compliance Code	unknown
ECCN code	EAR99
Board mount options	FITTING NAIL
body width	0.248 inch
subject depth	0.132 inch
body length	0.787 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN
Contact completed and terminated	Matte Tin (Sn)
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	40 mΩ
Contact style	CENTRONIC
Dielectric withstand voltage	250VAC V
maximum insertion force	1.4734 N
Insulation resistance	1000000000 Ω
insulator material	NYLON
JESD-609 code	e3
Manufacturer's serial number	88019
Plug contact pitch	0.031 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	85 °C
Minimum operating temperature	-55 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.7912 mm
polarization key	POLARIZED HOUSING
Rated current (signal)	0.5 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	0.7874 mm
Termination type	SURFACE MOUNT
Total number of contacts	40
Evacuation force-minimum value	.139 N

Unable to perform JTAG emulation: I have already pinned it out, the voltage is 3.25V, the target chip is TMS320F28069, there is no EMU0, EMU1 pin, an error occurs.[[i] This post was last edited by cl17726 on 2013-6-29 13:45[/i]]...; cl17726 Microcontroller MCU

[FPGA entry to actual combat] Common Verilog skills (Part 1, Part 2) Source code & Q&A: [FPGA entry to actual combat] Verilog basic syntax, module writing, common Verilog skills (Part 1 and 2) Source code:If students do not understand the knowledge points in the video, they can ask quest...; laokai FPGA/CPLD

Regarding PWM gradient, please give me more advice: First of all, I would like to thank the moderator and all the experts for their guidance on the previous issue.Now, there is another problem: I want to make the red light dim and the blue light bright...; esobao MCU

Can Segger's Jlink be used to debug the LM3S9000 series?: Just as the title says....; 438629087 Microcontroller MCU

What is the working principle of LDO?: What is the working principle of LDO? How does it ensure the output voltage is stable when the load current is constantly changing? For example, 5V to 3.3V...; debugme Analog electronics

Delay program based on msp430g2553: #include "msp430g2553.h" #define uint unsigned int //60us delay, 8M crystal oscillator void delay(uint z) {unsigned int i,j;for(i = 0;i60;i++)for(j=0;jz;j++){;;}; } //1us delay, 8M crystal oscillator ...; tcvsdonnnie Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components