EEWORLDEEWORLDEEWORLD

Part Number

Search

25G14B-80M-FREQ

Description
CMOS/TTL Output Clock Oscillator, 0.625MHz Min, 50MHz Max, ROHS COMPLIANT, DIL-14/4
CategoryPassive components    oscillator   
File Size122KB,2 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

25G14B-80M-FREQ Overview

CMOS/TTL Output Clock Oscillator, 0.625MHz Min, 50MHz Max, ROHS COMPLIANT, DIL-14/4

25G14B-80M-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompli
Maximum control voltage2.25 V
Minimum control voltage0.25 V
maximum descent time6 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability50%
linearity10%
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency50 MHz
Minimum operating frequency0.625 MHz
Maximum operating temperature70 °C
Minimum operating temperature-10 °C
Oscillator typeCMOS/TTL
Output load2 TTL, 15 pF
physical size20.2mm x 12.8mm x 5.08mm
longest rise time6 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountNO
maximum symmetry60/40 %
Base Number Matches1
EURO
QUARTZ
14 pin Dual-in-Line
Industry-standard 14 pin DIL package
Frequency range 625kHz to 50.0MHz
CMOS/TTL Output
Supply Voltage 1.8, 2.5, 3.3 or 5.0VDC
Integrated Phase Jitter 1ps maximum
G14 VCXO
625.0kHz ~ 50.0MHz
Page 1 of 2
DESCRIPTION & APPLICATIONS
G14 VCXOs are packaged in the industry-standard 14 pin Dual-in-Line
package. G series VCXOs use fundamental mode crystal oscillators for
low phase noise. Applications include phase lock loop, SONET/ATM,
set-top boxes, MPEG , audio/video modulation, video game consoles,
Fibre Channel, FPGAs, Data Acquisition and HDTV.
SUPPLY VOLTAGE-DEPENDENT SPECIFICATION
Input Voltage (Vdd):
Frequency Range*:
Output Waveform:
Initial Frequency Accuracy:
TTL:
Output Logic HIGH '1'
CMOS:
TTL:
Output Logic LOW '0'
Frequency Deviation Range:
Control Voltage Centre
Control Voltage Range:
GENERAL SPECIFICATION
Frequency Stability:
Frequency Change
vs. Input Voltage:
Input Voltage:
Output Load
TTL:
CMOS:
Rise/Fall Time
TTL:
CMOS:
Duty Cycle:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to Peak:
Start-up time:
Current Consumption:
6ns max, 4ns typ. (0.4V to 2.4V)
6ns max, 4ns typ. (20%~80% Vdd)
50±10% standard, 50±5% option
1ps maximum (12kHz to 20MHz)
2.0ps typical
14ps
10ms max., 3ms typical
10 to 45mA, frequency dependant
(27MHz: 10mA typical at 3.3V,
20mA typical at 5.0VDC)
6% typical, 10% maximum
10kHz min., measured at Vcont =
1.65V or2.5V.
1MΩ typical
Monotonic and Positive, increasing
control voltage increases output
frequency.
±3ppm per year maximum
RoHS Compliant and lead (Pb) free
2TTL gates
15pF
See table
±5ppm max. (V
DD
±5%)
+1.8V±5%, +2.5V±5%,
+3.3V±5% or 5.0V±10%
CMOS:
Vdd = +1.8VDC ±5% Vdd = +2.5VDC ±5% Vdd = +3.3VDC ±5% Vdd = +5.0VDC ±10%
16.0MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=0.9±0.15V
----
1.62V (min.)
----
0.183V (max.)
Standard: ±80ppm
(min.)
0.9VDC
0V to 1.8V
0.625MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=1.25±0.2V
----
2.25V (min.)
----
0.25V (max.)
Standard: ±80ppm
(min.)
1.25VDC
025V to 2.25V
0.625MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=1.65±0.2V
2.4V (min.)
2.97V (min.)
0.4V (max.)
0.33 (max.)
Standard: ±80ppm
(min.)
1.62VDC
0.3V to 3.0V
1.0MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=2.5±0.2V
2.4V (min.)
4.5V (min.)
0.4V (max.)
0.5V (max.)
Std: ±80ppm (min.)
±200ppm available
2.5VDC
0.5V to 1.5V
OUTLINE & DIMENSIONS
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
Ageing:
RoHS Status:
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Xilinx Technical Consulting
I'm currently learning how to use Xilinx's FPGA. As for writing test documents for the simulation part, does anyone have any good tutorials or experiences that you can share? I've looked through a lot...
鑫海宝贝 FPGA/CPLD
How to hide a window in WM5 system?
I use wm5.0 sdk to develop wm5 programs, and the development environment is visual studio.net 2005. If I use the interface written in a single document, then when you click the close button in the upp...
lottery009 Embedded System
SENSORTILE MIC APP
[b]After reading about the testing and application of sensorile kit in the forum, I want to use sensorile microphone to collect and analyze the sound. Is there any better idea for the storage of sound...
木木铁 MEMS sensors
How long is the interrupt disabled during interrupt processing?
The interrupt process is like this: When a hardware interrupt occurs, the ISR will disable the same-level and lower-level interrupts, and then return the associated SysIntr based on the IRQ. The kerne...
welkinjiao Embedded System
Why do LED street lights need secondary optical design?
A friend who has worked on LEDs kindly replied, why do LED street lights still need secondary optical design?...
arkor LED Zone
RVB2601 First Experience
I got this board a long time ago. I had never come into contact with RISC-V before. I have always heard that RISC-V is the closest open source alternative to ARM. I have always wanted to get in touch ...
秦天qintian0303 XuanTie RISC-V Activity Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1939  341  1687  290  2494  40  7  34  6  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号