EEWORLDEEWORLDEEWORLD

Part Number

Search

70233-285LF

Description
Board Connector, 48 Contact(s), 4 Row(s), Male, Straight, 0.079 inch Pitch, Press Fit Terminal, Locking, Plug, LEAD FREE
CategoryThe connector    The connector   
File Size1MB,9 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

70233-285LF Overview

Board Connector, 48 Contact(s), 4 Row(s), Male, Straight, 0.079 inch Pitch, Press Fit Terminal, Locking, Plug, LEAD FREE

70233-285LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid2132506728
package instructionLEAD FREE
Reach Compliance Codecompliant
Other featuresPOLARIZED
body width0.622 inch
subject depth0.669 inch
body length0.942 inch
Body/casing typePLUG
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact completed and terminatedTin (Sn)
Contact point genderMALE
Contact materialNOT SPECIFIED
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleSQ PIN-SKT
DIN complianceNO
Dielectric withstand voltage1400VAC V
Filter functionNO
IEC complianceNO
maximum insertion force.3614 N
Insulation resistance1000000000 Ω
insulator materialGLASS FILLED LIQUID CRYSTAL POLYMER
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number70233
Plug contact pitch0.079 inch
Match contact row spacing0.079 inch
Mixed contactsNO
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number4
Number of rows loaded4
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing2.0066 mm
polarization keyPOLARIZED HOUSING
Rated current (signal)1 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal pitch2 mm
Termination typePRESS FIT
Total number of contacts48
UL Flammability Code94V-0
Evacuation force-minimum value.14734 N
1
2
3
4
PRODUCT NUMBER
70233-XYY
70233-XYYLF
2.00 REF
22.00 REF
2.30 REF
17.00 REF
1.40 REF
POS.1
12
3.45 REF
0.50 REF
D
6.00 REF
C
B
A
11.50 REF
15.80 REF
2.00 REF
2.00 REF
23.93 REF
A
CONTACT AREA
DIM B REF
SEE NOTE 8
DIM A 0.1
SEE NOTE 8
A
CONFIDENTIAL and PROPRIETARY information of FCI.
This document is the property of and embodies
to others without the written consent of FCI.
document may be used in any way or disclosed
No part of the information shown on this
mat'l code
--
ecn no.
dr
date
tolerances unless
otherwise specified
CUSTOMER
COPY
projection
title
www.fciconnect.com
ltr
0.X
linear
0.3
0.13
.051
2
AF
AG
-
AB
AC
AD
AE
V06-0498 DCH
DG09-0256
TER
-
-
V04-0554 TAB
V05-0079 HTB
V05-0030 DAI
V05-1030 LP
revision
sheet
2006-05-30
2009-08-19
0.XX
.XXX
-
06/07/04
02/03/05
02/10/05
11/18/05
AG
1
AG
2
Pro/E
angles
dr
engr
chr
appd
Copyright FCI.
0
METRAL SIGNAL HEADER
2 MOD, 4 ROW PRESS-FIT
METRAL
code
dwg no
T.BRUNGARD
M.STRAWSER
M.STRAWSER
M.STRAWSER
11/19/99
11/19/99
11/19/99
02/29/00
scale
MM
product family
size
2:1
AG
8
AG
9
3
A
70233
cage code
213
sheet
1 of 9
B
4
sheet
AG
3
AG
4
AG
5
AG
6
AG
7
B
1
REV E - 2006-04-18
index
2
22526
PDM: Rev:AG
STATUS:
Released
Printed: Feb 20, 2010
.
How to implement square addition and division operations using Verilog?
To do the following operation:a, b, c, d are all real-time input variables. If all are implemented with IP cores , it will require 8 multipliers and one divider IP core.And the delay is particularly l...
godjohsn FPGA/CPLD
Minimum system 6
[color=black][size=10.5pt][font=Times New Roman][/font][/size][/color] [color=black][font=宋体][size=10.5pt]功能: 将[/size][/font][/color][color=black][size=10.5pt][font=Times New Roman]LCD[/font][/size][/...
liuyong1989 Power technology
2011 National Electronic Design Competition Training Materials
[i=s]This post was last edited by paulhyde on 2014-9-15 03:35[/i] I hope this can help students who are participating in the electronic competition this year....
小电阻 Electronics Design Contest
Keil C51 UV2 debugging commands (Chinese version).pdf
I'm sending you the Keil C51 UV2 debugging command (Chinese version) document. I hope you like it....
ybbfn 51mcu
Two ways to create components in Cadence
Two ways to create components in CadenceCreate new components directlyAs shown in Figure 1 and Figure 2, you can select the menu bar design-new part or right-click in the library and select new-part t...
okhxyyo PCB Design
FPGA Synthesis Simulation Error
Error: Design requires 1087 I/O resources -- too many to fit in 314 available in the selected device or any device in the device family Error: Cannot find device that meets Compiler settings specifica...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1620  754  695  2872  446  33  16  14  58  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号