3VH15/1JDD5 datasheet, PDF - EEWORLD Datasheet

3VH15/1JDD5: DescriptionEDGE CONNECTOR,PCB MNT,RECEPT,30 CONTACTS,0.1 PITCH,PC TAIL TERMINAL,HOLE .125-.137; CategoryThe connector The connector; File Size236KB，4 Pages; ManufacturerCooper Industries

Download Datasheet Parametric View All

3VH15/1JDD5 Overview

EDGE CONNECTOR,PCB MNT,RECEPT,30 CONTACTS,0.1 PITCH,PC TAIL TERMINAL,HOLE .125-.137

Parameter Name	Attribute value
Objectid	1225933737
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	NONE
body width	0.33 inch
subject depth	0.437 inch
body length	2.375 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	4.448 N
Insulation resistance	5000000000 Ω
Insulator color	GREEN
insulator material	DIALLYL PHTHALATE
MIL compliance	YES
Manufacturer's serial number	JDD
Plug contact pitch	0.1 inch
Installation option 1	HOLE .125-.137
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	3.683 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.195 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	30
Evacuation force-minimum value	.278 N

This Material Copyrighted By Its Respective Manufacturer

Notice on organizing the 2009 National Undergraduate Electronic Design Competition: [i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i][size=4][b][color=red]Introduction:[/color][/b]The National Undergraduate Electronic Design Competition (2009-2012) Organizing Committe...; open82977352 Electronics Design Contest

How to use synplify to synthesize a project with a core generator to generate IP?: I used synplify to synthesize a project with an ISE IP core, added properties to make it a black box, and when I checked it in synplify, it was successfully synthesized as a black box, as shown in the...; eeleader FPGA/CPLD

Please help me find where is the error in this code: module example1(equal); output equal; reg a,b; reg equal; initial begin a=0; b=0;#100 a=0;b=1; #100 b=1;b=1; #100 a=1;b=0; #100 $stop; end compare compare1(equal,a,b); endmodule module compare(equal,a...; 瓷娃娃 FPGA/CPLD

How to control 64 LEDs?: [size=4]As the title says, how to control 64 LEDs? ? ? [/size] [size=4]The question is as follows: [/size] [size=6][color=#ff0000]Control 64 PWM channels to control the brightness of LEDs. [/color][/s...; 574433742 Programming Basics

Kit received: A lot of boards and components (51 learning board, AVR learning board, digital thermometer board + components). SF Express is pretty fast. Xiao Zhi just said yesterday that he would start sending thin...; huchuan987 DIY/Open Source Hardware

My 1602 is not lighting up, what's going on?: My 1602 is not lighting up, what's going on?...; cocojy Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components