EEWORLDEEWORLDEEWORLD

Part Number

Search

EQVE12C2C1H-112.640M

Description
LVDS, Voltage Controlled Quartz Crystal Clock Oscillators VCXO LVDS (DS) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Voltage Controlled Quartz Crystal Clock Oscillators VCXO LVDS (DS) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)
CategoryPassive components    oscillator   
File Size961KB,7 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance
Download Datasheet Parametric Compare View All

EQVE12C2C1H-112.640M Overview

LVDS, Voltage Controlled Quartz Crystal Clock Oscillators VCXO LVDS (DS) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Voltage Controlled Quartz Crystal Clock Oscillators VCXO LVDS (DS) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)

EQVE12C2C1H-112.640M Parametric

Parameter NameAttribute value
Brand NameEcliptek
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerECLIPTEK
Parts packaging codeSMD 5.0mm x 7.0mm
package instructionSMD, 6 PIN
Contacts6
Manufacturer packaging codeSMD 5.0mm x 7.0mm
Reach Compliance Codecompli
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; BULK; TAPE
Maximum control voltage2.75 V
Minimum control voltage
maximum descent time0.5 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate50 ppm
frequency stability50%
JESD-609 codee4
linearity10%
Installation featuresSURFACE MOUNT
Nominal operating frequency112.64 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
physical size7.0mm x 5.0mm x 1.8mm
longest rise time0.5 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry60/40 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
EQVE12C2C1H-112.640M
REGULATORY COMPLIANCE
2011/65 +
2015/863
(Data Sheet downloaded on Sep 6, 2020)
191 SVHC
ITEM DESCRIPTION
Voltage Controlled Quartz Crystal Clock Oscillators VCXO LVDS (DS) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount
(SMD) 112.640MHz ±50ppm -40°C to +85°C
ELECTRICAL SPECIFICATIONS
Nominal Frequency
Frequency Tolerance/Stability
Aging at 25°C
Operating Temperature Range
Supply Voltage
Input Current
Output Voltage Logic High (Voh)
Output Voltage Logic Low (Vol)
Differential Output Error (dVod)
Differential Output Voltage (Vod)
Offset Voltage (Vos)
Rise/Fall Time
Duty Cycle
Offset Error (dVos)
Load Drive Capability
Output Logic Type
Absolute Pull Range
112.640MHz
±50ppm Maximum (Inclusive of all conditions: Calibration Tolerance (at 25°C), Frequency Stability over the Operating
Temperature Range, Supply Voltage Change and Output Load Change)
±2ppm Maximum First Year, ±10ppm/10 Years Maximum
-40°C to +85°C
2.5Vdc ±5%
25mA Maximum
1.425Vdc Typical
1.075Vdc Typical
50mVdc Maximum
200mVdc Minimum, 350mVdc Typical, 454mVdc Maximum
1.125V Minimum, 1.250V Typical, 1.375V Maximum
500pSec Maximum (Measured at 20% to 80% of Waveform)
50 ±10(%) (Measured at 50% of Waveform)
50mVdc Maximum
100 Ohms Between Output and Complementary Output
LVDS
±50ppm Minimum (Inclusive of all conditions: Calibration Tolerance (at 25°C), Frequency Stability over the Operating
Temperature Range, Supply Voltage Change, Output Load Change, Shock, Vibration, and 10 Year Aging over the
Control Voltage (Vc))
0.2Vdc to 2.3Vdc (Test Condition for APR)
0.0Vdc to Vdd +0.25Vdc
5% Typical, 10% Maximum
Positive Tranfer Characteristic
10kHz Minimum (Measured at -3dB, Vc = 1.25Vdc)
500kOhms Minimum
10µA Maximum
-57dBc/Hz at 10Hz offset; -86dBc/Hz at 100Hz offset; -114dBc/Hz at 1kHz offset; -121dBc/Hz at 10kHz offset; -
122dBc/Hz at 100kHz offset; -141dBc/Hz at 1MHz offset; -151dBc/Hz at 10MHz offset; -153dBc/Hz at 20MHz offset (All
Values are Typical)
Output Enable (OE)
90% of Vdd Minimum or No Connect to Enable Output and Complementary Output
10% of Vdd Maximum to Disable Output and Complementary Output (High Impedance)
100nSec Maximum
50nSec Maximum
15mA Maximum (Without Load (Pin 2 = Ground))
1.3pSec Maximum (Fj=12kHz to 20MHz (Random))
0.2pSec Typical
Control Voltage
Control Voltage Range
Linearity
Transfer Function
Modulation Bandwidth
Input Impedance
Input Leakage Current
Phase Noise
Output Control Function
Output Control Input Voltage Logic
High (Vih)
Output Control Input Voltage Logic
Low (Vil)
Output Enable Time
Output Disable Time
Output Enable Current
RMS Phase Jitter
Period Jitter (Deterministic)
www.ecliptek.com | Specification Subject to Change Without Notice | Revision B 01/18/2019 | Page 1 of 7
Ecliptek, LLC
5458 Louie Lane, Reno, NV 89511
1-800-ECLIPTEK or 714.433.1200

EQVE12C2C1H-112.640M Related Products

EQVE12C2C1H-112.640M EQVE12C2C1H-112.640M TR
Description LVDS, Voltage Controlled Quartz Crystal Clock Oscillators VCXO LVDS (DS) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Voltage Controlled Quartz Crystal Clock Oscillators VCXO LVDS (DS) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) LVDS, Voltage Controlled Quartz Crystal Clock Oscillators VCXO LVDS (DS) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) Voltage Controlled Quartz Crystal Clock Oscillators VCXO LVDS (DS) 2.5Vdc 6 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD)
Brand Name Ecliptek Ecliptek
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Parts packaging code SMD 5.0mm x 7.0mm SMD 5.0mm x 7.0mm
Contacts 6 6
Manufacturer packaging code SMD 5.0mm x 7.0mm SMD 5.0mm x 7.0mm
Reach Compliance Code compli 163
Base Number Matches 1 1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2595  89  1334  2174  958  53  2  27  44  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号