EEWORLDEEWORLDEEWORLD

Part Number

Search

CPD02-46-A-B-H1-A-A/B/C/D

Description
Board Connector, 46 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Solder Terminal, Receptacle
CategoryThe connector    The connector   
File Size89KB,1 Pages
ManufacturerWave Tech Co., Ltd.
Environmental Compliance
Download Datasheet Parametric View All

CPD02-46-A-B-H1-A-A/B/C/D Overview

Board Connector, 46 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Solder Terminal, Receptacle

CPD02-46-A-B-H1-A-A/B/C/D Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1166481580
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresNONE
body width0.134 inch
subject depth0.043 inch
body length1.15 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact resistance20 mΩ
Contact styleSQ PIN-SKT
Dielectric withstand voltage500VAC V
Insulation resistance2000000000 Ω
insulator materialNYLON
Manufacturer's serial numberCPD02
Plug contact pitch0.05 inch
Match contact row spacing0.05 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PCB contact patternRECTANGULAR
PCB contact row spacing1.27 mm
Plating thicknessFLASH inch
Rated current (signal)1.5 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch1.27 mm
Termination typeSOLDER
Total number of contacts46
PDF created with pdfFactory trial version
www.pdffactory.com
Can you help me take a look at this FPGA development board?
I don't know much about FPGA. I saw this new board on Mouser a few days ago. It's less than 800 yuan, which is quite cheap. How about it as a beginner? Do I need to provide official routines to play w...
littleshrimp FPGA/CPLD
When starting VxWorks on a VMware virtual machine, an error message is displayed: [tBoot] sysNvRamGet: Open failed. What is the reason? A detailed description is available in the
After I started VxWorks on the Vmware virtual machine, the error interface information was as follows: 0x2dd0d4(tBoot) sysNvRamGet: Open failed. Press any key to stop auto-boot... 0 auto-booting... bo...
chna0410 Real-time operating system RTOS
Does 0.65MM BGA spacing require blind and buried vias?
Do 0.65MM BGA spacings require blind and buried vias?...
honey2012 PCB Design
FLUKE is hiring!
Position: Marketing InternWe are looking for partners who are full of exploration into unknown marketing, always curious and interested in new things, and willing to delve into and invest in what they...
eric_wang Recruitment
Why is the transfer function always 0 when using multisim to transfer functions?
As shown in the figure, I want to find the amplification factor of the amplifier circuit, but why is it always 0?...
564201727 Analog electronics
FPGA Expansion
I am a newbie, 1. How to connect the FPGA development board (CYCLONE) with FM1808? Are other devices needed in the middle? If not, how do the pins correspond?...
aleksoft Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1164  2245  2502  2797  134  24  46  51  57  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号