SWC-116-P-4060-F-S-K-C datasheet, PDF

Datasheet> All Categories > Wireless rf/communication> Optical fiber> SWC-116-P-4060-F-S-K-C

SWC-116-P-4060-F-S-K-C: DescriptionSplitter/Coupler, 1440nm Min, 1520nm Max, 1X16 Port, 40/60 Ratio, ST Connector; CategoryWireless rf/communication Optical fiber; File Size220KB，1 Pages; ManufacturerLightel Technologies Inc.

Download Datasheet Parametric View All

SWC-116-P-4060-F-S-K-C Overview

Splitter/Coupler, 1440nm Min, 1520nm Max, 1X16 Port, 40/60 Ratio, ST Connector

SWC-116-P-4060-F-S-K-C Parametric

Parameter Name	Attribute value
Objectid	1175333058
Reach Compliance Code	unknown
Connection Type	ST CONNECTOR
Fiber optic equipment types	SPLITTER/COUPLER
Fiber type	SMF-28
Maximum insertion loss	3.6 dB
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum operating wavelength	1520 nm
Minimum operating wavelength	1440 nm
Nominal operating wavelength	1480 nm
Port configuration	1X16
Split ratio/coupling ratio	40/60

Preview

Download Datasheet

View All

FBT COUPLER

Single Window Wideband Coupler

(Based on 50/50)

Parameter

Operating Wavelength Range

Insertion Loss (Max)

Uniformity (Typical)

Return Loss

PDL

TDL

Operating & Storage Temperature

Light Duty ( B )

Package Dimensions

Medium Duty ( L )

Heavy Duty ( K, R )

Premium

≤ 3.5 dB

≤ 0.5 dB

A Grade

≤ 3.7 dB

≤ 0.7 dB

Center Wavelength

± 40nm

≥ 55 dB (1 x 2) ≥ 65 dB (2 x 2)

≤ 0.10 dB

≤ 0.2 dB

≤ 0.15 dB

- 40° C ~ + 85° C

3.0mm (Φ) x 55.0mm (L)

3.0mm (Φ) x 60.0mm (L)

100.0mm x 12.0mm x 8.0mm

Tap Coupler

Coupling

Ratio

40/60

30/70

20/80

10/90

5/95

1/99

Max Insertion Loss

Premium

A Grade

4.4/2.5 dB

4.8/2.8 dB

5.6/1.8 dB

6.1/2.0 dB

7.6/1.2 dB

8.0/1.3 dB

10.8/0.6 dB 12.0/0.8 dB

14.0/0.4 dB 14.5/0.5 dB

21.0/0.2 dB 21.5/0.3 dB

Tree Couplers

* Port #

Max IL

Premium

A Grade

1x4

7.0 dB

7.4 dB

1x8

10.2 dB

10.8 dB

1 x 16

14.0 dB

14.8 dB

* Other Port Numbers upon request

Uniformity

Premium

A Grade

1.0 dB

1.4 dB

1.5 dB

1.8 dB

2.0 dB

2.8 dB

Note1: All values specified are without connectors.

Note2: Higher performance specifications are available upon request.

Note3: Fiber Type – Corning SMF-28e.

S W C-

Port Number

12: 1 x 2

22: 2 x 2

14: 1 x 4

18: 1 x 8

116: 1 x 16

Grade

P: Premium

A: A Grade

Coupling Ratio

xy % : xy %

EVEN: even split

Wavelength

E: 1310 nm

F: 1480 nm

G: 1510 nm

H: 1550 nm

L: 1625 nm

Connector

0: None

1: FC/PC

2: FC/APC

3: SC/ PC

4: SC/APC

5: FC/SPC

6: SC/SPC

7: LC/UPC

8: LC/SPC

9: Special

A: FC/UPC

B: SC/UPC

C: ST

Fiber Length

Pigtail Style

1: 1 meter

(=Package style)

2: 2 meter

B: bare fiber

S: Special

L: 900 µm loose tube

K: 2mm cable

R: 3mm cable

www.lighteltech.com

2210 Lind Ave SW, Suite 100

Renton, WA 98057 USA

(425) 277-8000 ph.

(425) 277-5280 Fax

Recommended Resources

Precision tone generator for instrument tuning

Incandescent lamp life extension circuit 3b

MC34063 reverse pole converter circuit

simple flash signal

Wireless alarm system using audio coding

Computer motherboard circuit diagram 815 1_40

LM Flash programmer cannot be used after installation: After downloading and installing TI's programmer software, click the icon to run it, and the "0xxxxxxxxxxx" instruction references the "0x0xxxxxxxxx" memory, which cannot be read.In this case, you can...; colarence Microcontroller MCU

The schematic diagram is correct but the result is wrong. Please help me.: As the title says, the schematic and rule check are correct, but the production PCB has many wires that are not connected. Can I connect them myself?...; freeNathaniel PCB Design

Notice on organizing the 2009 National Undergraduate Electronic Design Competition: [i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i][size=4][b][color=red]Introduction:[/color][/b]The National Undergraduate Electronic Design Competition (2009-2012) Organizing Committe...; open82977352 Electronics Design Contest

How to use synplify to synthesize a project with a core generator to generate IP?: I used synplify to synthesize a project with an ISE IP core, added properties to make it a black box, and when I checked it in synplify, it was successfully synthesized as a black box, as shown in the...; eeleader FPGA/CPLD

Please help me find where is the error in this code: module example1(equal); output equal; reg a,b; reg equal; initial begin a=0; b=0;#100 a=0;b=1; #100 b=1;b=1; #100 a=1;b=0; #100 $stop; end compare compare1(equal,a,b); endmodule module compare(equal,a...; 瓷娃娃 FPGA/CPLD

How to control 64 LEDs?: [size=4]As the title says, how to control 64 LEDs? ? ? [/size] [size=4]The question is as follows: [/size] [size=6][color=#ff0000]Control 64 PWM channels to control the brightness of LEDs. [/color][/s...; 574433742 Programming Basics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components