EEWORLDEEWORLDEEWORLD

Part Number

Search

D-SUB-205AK23FSTBBW1

Description
D Type Connector, 23 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, M2.6, Plug
CategoryThe connector    The connector   
File Size124KB,1 Pages
ManufacturerPalPilot
Download Datasheet Parametric View All

D-SUB-205AK23FSTBBW1 Overview

D Type Connector, 23 Contact(s), Female, 0.109 inch Pitch, Solder Terminal, M2.6, Plug

D-SUB-205AK23FSTBBW1 Parametric

Parameter NameAttribute value
Objectid1166691132
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresROHS COMPLIANT
body width0.492 inch
subject depth0.492 inch
body length1.98 inch
Body/casing typePLUG
Contact to complete cooperationSN ON NI
Contact completed and terminatedTIN OVER NICKEL
Contact point genderFEMALE
Contact materialCOPPER ALLOY
contact modeSTAGGERED
Contact resistance15 mΩ
Contact styleRND PIN-SKT
Dielectric withstand voltage1000VAC V
Insulation resistance3000000000 Ω
Insulator colorWHITE
insulator materialPOLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number205
Plug contact pitch0.109 inch
Match contact row spacing0.112 inch
Installation option 1M2.6
Installation option 2RIVET
Installation methodRIGHT ANGLE
Installation typeBOARD
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
PCB contact patternSTAGGERED
PCB contact row spacing2.8448 mm
Plating thicknessFLASH inch
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Shell surfaceTIN
Shell materialSTEEL
Terminal length0.125 inch
Terminal pitch2.7686 mm
Termination typeSOLDER
Total number of contacts23
VS 2005 compiles tcpmp 0.72 in common and module machine type 'THUMB' conflicts with target
When I set up my own SDK, this error occurred: module machine type 'THUMB' conflicts with target machine type 'ARM'. It is fine when using PPC 2003. What's going on?...
wj54321 Embedded System
Multi-clock design strategy for FPGA in large-scale designs
When implementing large designs with FPGAs, you may need the FPGA to have multiple data paths running with multiple clocks. This type of multi-clock FPGA design must be designed with special care, and...
呱呱 FPGA/CPLD
Help: JTAG debugging is fine, but downloading to the target board does not run correctly
I made a data acquisition program using F149, downloaded it to the target board using JTAG, and it ran correctly after debugging. After exiting debugging, I unplugged the JTAG connection and let the t...
flywing Microcontroller MCU
Power chip replacement
What should be considered when changing the power chip of the circuit board?...
zhonghuadianzie PCB Design
Please help explain two sentences about the IO port
Please help me explain two sentences about IO port. As a newbie, I always use library functions when using stm32, so I am confused when I encounter these two sentences. Please help me~ 1. GPIOG->MODER...
shijizai stm32/stm8
USB disk expansion detection tool
USB disk expansion detection tool...
785180572 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1929  2153  372  2731  1896  39  44  8  55  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号