3VH55/1JND5(105) datasheet, PDF

3VH55/1JND5(105): DescriptionCard Edge Connector, 110 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, Hole .125-.137, Green Insulator, Receptacle; CategoryThe connector The connector; File Size535KB，5 Pages; ManufacturerEaton

Download Datasheet Parametric View All

3VH55/1JND5(105) Overview

Card Edge Connector, 110 Contact(s), 2 Row(s), Right Angle, 0.1 inch Pitch, Wire Wrap Terminal, Hole .125-.137, Green Insulator, Receptacle

Parameter Name	Attribute value
Objectid	1225109494
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.71 inch
body length	6.335 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	GREEN
insulator material	DIALLYL PHTHALATE
MIL compliance	YES
Manufacturer's serial number	JND
Plug contact pitch	0.1 inch
Installation option 1	HOLE .125-.137
Installation option 2	OFFSET
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.165 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	110
Evacuation force-minimum value	.278 N

NiosⅡ compilation error: [size=4]The QuartusⅡ and NiosⅡ used are both version 12.0. There are no errors in hardware design, but there are always the following two errors in software design[/size][size=5][size=4]Someone on the...; tiaohan FPGA/CPLD

RFID Basics - Must-Read for Beginners: [size=9pt][color=#800080][font=Arial]RFID[/font][font=宋体]Basic knowledge[/font][/color][size=14pt]· [/size][/size] [size=9pt][color=#800080][font=Arial]RFID[/font][font=宋体]Application fields[/font][/c...; xtss RF/Wirelessly

If the voltage difference between the input and output of LDO is too small, will it have a bad effect?: If the voltage difference between the input and output of LDO is too small, will it have a bad effect? I have seen that many constant current LDO chips have a minimum voltage difference requirement of...; 小太阳yy Analog electronics

while statement optimization: How to optimize the following code using the stm32f103 chip?　 #define CONST_REGBUF_SIZE 32index=0;while(index{if((usedstatus[index]!=CONST_REGBUF_STATUS_READING)&inforegaddr[index]==tmpaddr)break;inde...; zhouhb stm32/stm8

Huang Zhiwei from the University of South China prepares for the 2013 Electronic Design Competition "Instrumentation" competition topic analysis: [i=s] This post was last edited by paulhyde on 2014-9-15 03:33 [/i] Huang Zhiwei from the University of South China prepares for the 2013 Electronic Design Competition "Instrumentation" category. Anal...; 黄智伟 Electronics Design Contest

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components