EEWORLDEEWORLDEEWORLD

Part Number

Search

05006-BP1R2BCZ-J

Description
CAPACITOR, CERAMIC, MULTILAYER, 50 V, BP, 0.0000012 uF, SURFACE MOUNT, 0805, CHIP
CategoryPassive components    capacitor   
File Size78KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

05006-BP1R2BCZ-J Overview

CAPACITOR, CERAMIC, MULTILAYER, 50 V, BP, 0.0000012 uF, SURFACE MOUNT, 0805, CHIP

05006-BP1R2BCZ-J Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid1744257024
package instruction, 0805
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance0.0000012 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.4 mm
JESD-609 codee0
length2.03 mm
Manufacturer's serial numberDSCC05006
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20.8333%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, EMBOSSED PLASTIC, 7 INCH
positive tolerance20.8333%
Rated (DC) voltage (URdc)100 V
seriesDSCC 05006
size code0805
surface mountYES
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width1.27 mm
DSCC 05006
www.vishay.com
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
DSCC Qualified Type 05006
FEATURES
• US defense supply center approved
• Federal stock control number,
CAGE CODE SHV71
• Case size 0805
• Stable BP, BR and BX dielectrics
• Excellent aging characteristics
• Lead (Pb)-free termination code “M”
• Tin/lead termination code “Z” and “U”
• Wet build process
• Reliable Noble Metal Electrode (NME) system
• Made with a combination of design, materials and tight
process control to achieve very high field reliability
• Compliant to RoHS Directive 2002/95/EC
• Halogen-free according to IEC 61249-2-21 definition
Note
*
Pb containing terminations are not RoHS compliant, exemptions
may apply
APPLICATIONS
Avionic application
Sonar applications
Satellite systems
Missiles applications
Geographical information systems
Global positioning systems
ELECTRICAL SPECIFICATIONS
Note
• Electrical characteristics at + 25 °C unless otherwise specified
Operating Temperature:
- 55 °C to + 125 °C
Capacitance Range:
BP: 0.5 pF to 3.3 nF
BR: 100 pF to 220 nF
BX: 100 pF to 180 nF
Voltage Range:
10 V
DC
to 200 V
DC
Temperature Coefficient of Capacitance (TCC):
BP: 0 ppm/°C ± 30 ppm/°C from - 55 °C to + 125 °C
with zero (0) V
DC
applied
BP: 0 ppm/°C ± 30 ppm/°C from - 55 °C to + 125 °C
with 100 % rated V
DC
applied
BR: ± 15 % from - 55 °C to + 125 °C
with zero (0) V
DC
applied
BR: + 15 %, - 40 % from - 55 °C to + 125 °C
with 100 % rated V
DC
applied
BX: ± 15 % from - 55 °C to + 125 °C
with zero (0) V
DC
applied
BX: + 15 %, - 25 % from - 55 °C to + 125 °C
with 100 % rated V
DC
applied
Dissipation Factor (DF):
BP:
0.15 % max. at 1.0 V
RMS
and 1 MHz for values
1000 pF
0.15 % max. at 1.0 V
RMS
and 1 kHz for values > 1000 pF
BR and BX:
25 V: 3.5 % max. at 1.0 V
RMS
and 1 kHz
50 V: 2.5 % max. at 1.0 V
RMS
and 1 kHz
Aging Rate:
BP: 0 % maximum per decade
BR, BX: 1 % maximum per decade
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 M minimum or
1000
F,
whichever is less
At + 125 °C and rated voltage 10 000 M minimum or
100
F,
whichever is less
Dielectric Strength Test:
Performed per method 103 of EIA-198-2-E.
Applied test voltages
200 V
DC
-rated: 250 % of rated voltage
Revision: 21-Oct-11
Document Number: 45048
1
For technical questions, contact:
mlcc@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
12864 program written with keil software, please share it with the master
12864 program written with keil software, please share it with the master...
usherjmp Microcontroller MCU
Follow these eight design rules to help you reduce parasitic signals in RF circuits
[b][b][size=14px]Rule 1: Ground vias should be located at the ground reference layer switch [/size][/b][/b][align=left]All currents flowing through the routed lines have equal return currents. There a...
maylove Analogue and Mixed Signal
Call denis22380978
Calling denis22380978, hoping he can show up, I have an urgent question and want to consult denis22380978....
wking1986 FPGA/CPLD
Request ADC routine
I'm trying to learn the on-chip ADC10 on launchpad, but I haven't figured it out yet. If you have made it, please share the program. Thanks!!!...
zonechou Microcontroller MCU
[100 points help] Computer Organization Principles Course Design
Hello everyone. I am a junior this year, doing Java development. I don't know anything about assembly and microcontrollers. Unfortunately, the teacher is a very strict person. I have to check the cour...
feigou Embedded System
FPGA-based 64QAM constellation problem
[font=Verdana, Helvetica, Arial, sans-serif]Please help me! [/font] [font=Verdana, Helvetica, Arial, sans-serif]My topic is 64QAM modulation based on FPGA, and the language is Verilog HDL. However, th...
ybb6825291 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2361  1012  1162  2421  2445  48  21  24  49  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号