SL3-075-SH118/02-88 datasheet, PDF

Datasheet> All Categories > The connector> The connector> SL3-075-SH118/02-88

SL3-075-SH118/02-88: DescriptionBoard Connector, 75 Contact(s), 3 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size229KB，2 Pages; ManufacturerE-tec Interconnect Ltd.; Environmental Compliance

Download Datasheet Parametric View All

SL3-075-SH118/02-88 Overview

Board Connector, 75 Contact(s), 3 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

SL3-075-SH118/02-88 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	306753737
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.3 inch
subject depth	0.1 inch
body length	2.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU
Contact completed and terminated	Gold (Au)
Contact point gender	MALE
Contact material	BRASS
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Insulation resistance	1000000000 Ω
Insulator color	BLACK
JESD-609 code	e4
Manufacturer's serial number	SL
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	3
Number of rows loaded	3
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
reliability	COMMERCIAL
Terminal length	0.118 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	75

Preview

Download Datasheet

View All

No. of Pins

Single

Row

002

003

004

005

006

007

008

009

010

011

012

013

014

015

016

017

018

019

020

021

022

023

024

025

026

027

028

029

030

031

032

033

034

035

036

037

038

039

040

Dual

Row

004

006

008

010

012

014

016

018

020

022

024

026

028

030

032

034

036

038

040

042

044

046

048

050

052

054

056

058

060

062

064

066

068

070

072

074

076

078

080

Triple

Row

009

012

015

018

021

024

027

030

033

036

039

042

045

048

051

054

057

060

063

066

069

072

075

078

081

084

087

090

093

096

099

102

105

108

111

114

117

120

Dimension(mm)

2.54

5.08

7.62

10.16

12.70

15.24

17.78

20.32

22.86

25.40

27.94

30.48

33.02

35.56

38.10

40.64

43.18

45.72

48.26

50.80

53.34

55.88

58.42

60.96

63.50

66.04

68.58

71.12

73.66

76.20

78.74

81.28

83.82

86.36

88.90

91.44

93.98

96.52

99.06

5.08

7.62

10.16

12.70

15.24

17.78

20.32

22.86

25.40

27.94

30.48

33.02

35.56

38.10

40.64

43.18

45.72

48.26

50.80

53.34

55.88

58.42

60.96

63.50

66.04

68.58

71.12

73.66

76.20

78.74

81.28

83.82

86.36

88.90

91.44

93.98

96.52

99.06

101.60

Recommended Resources

The basic block diagram of the tuning circuit

One of the thermostatic control circuits using operational amplifiers c

System block diagram of YSS241

Audio power amplifier circuit with treble and bass control

System block diagram of high voltage power supply

Inverter circuit 22

1602: 1602 display program, why is my first line not displayed, but the second line is normal? #include #define uint unsigned int #define uchar unsigned char sbit wei=P2^7; sbit duan=P2^6; sbit rs=P3^5; sbi...; zhaoyaospring MCU

Protel version history: The history of Protel versions gives everyone a more comprehensive understanding of Protel and a new understanding of Protel...; tl1983535 PCB Design

WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...): WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...)...; lisheng053758 Embedded System

About DS-5 debugging bare board FPGA: According to Section 7.4 of the DE1-SOC training material, to light up the FPGA LED, you need to go through the following steps:alt_fpga_control_enable() , allow the HPS to control the FPGA;alt_fpga_c...; guorui200901 FPGA/CPLD

VHDL frequency division: My crystal is 50M, and after PLL division, there is still 10M. I want to make a clock now, that is, to get a 1HZ signal. That is difficult. I wrote several processes and divided it three times, but I ...; wenhuawu FPGA/CPLD

[ESP32-Audio-Kit Audio Development Board] - 4: Run "esp-adf" build on Ubuntu 20.04: [i=s]This post was last edited by MianQi on 2021-10-7 21:51[/i]Things to note and set up include: 1. Download-unzip " esp-idf-v4.2.2.zip" (https://github.com/espressif/esp-idf/releases/tag/v4.2.2) (ht...; MianQi RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components