EEWORLDEEWORLDEEWORLD

Part Number

Search

QT25T12M-125.000MHZ

Description
TTL Output Clock Oscillator, 0.00000012MHz Min, 125MHz Max, 125MHz Nom, TTL, ROHS COMPLIANT, HERMETIC SEALED, METAL PACKAGE-20
CategoryPassive components    oscillator   
File Size614KB,8 Pages
ManufacturerQ-TECH Corporation
Environmental Compliance  
Download Datasheet Parametric View All

QT25T12M-125.000MHZ Overview

TTL Output Clock Oscillator, 0.00000012MHz Min, 125MHz Max, 125MHz Nom, TTL, ROHS COMPLIANT, HERMETIC SEALED, METAL PACKAGE-20

QT25T12M-125.000MHZ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1126080298
package instructionFL20,.6
Reach Compliance Codecompliant
Other featuresANTISTATIC CARDBOARD
maximum descent time3 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals20
Maximum operating frequency125 MHz
Minimum operating frequency1.2e-7 MHz
Nominal operating frequency125 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeTTL
Output load6 TTL
Package body materialMETAL
Encapsulate equivalent codeFL20,.6
physical size15.88mm x 15.88mm x 3.81mm
power supply5 V
Certification statusNot Qualified
longest rise time3 ns
Filter level38535Q/M;38534H;883B
Maximum slew rate60 mA
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry40/60 %
technologyTTL
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
FLAT PACK
Q-TECH
CORPORATION
CRYSTAL CLOCK OSCILLATORS
-5.2 to -4.5Vdc & 1.8 to 15Vdc - 0.12Hz to 200MHz
Description
Q-Tech’s flat pack crystal oscillators consist of a source
clock square wave generator, logic output buffers and/or
logic divider stages, and a round A high-precision
T
quartz crystal built in an all metal flat package.
Features
• Made in the USA
• ECCN: EAR99
• DFARS 252-225-7014 Compliant:
Electronic Component Exemption
• USML Registration # M17677
• Wide frequency range from 0.12Hz to 200MHz
• Available as QPL MIL-PRF-55310/21 (TTL)
QT24 only
• Choice of flat packs and pin outs
• Choice of supply voltages
• Choice of output logic options
• A
T-Cut crystal
• All metal hermetically sealed package
• Tight or custom symmetry available
• Capacitive load drive capability (Z output)
• Low height
• External tuning capacitor option
• Fundamental and third overtone designs
• Tristate function option D
• Three-point crystal mounts
• Custom design available tailors to meet
customer’s needs
• Q-Tech does not use pure lead or pure tin in its
products
• RoHS compliant
Ordering Information
Q T2 5 TD 9M - 60 . 0 00 M H z
Q T 25 T D 9 M - 60.000MHz
Output Frequency
Screening Option:
Blank = No Screening
M = Per MIL-PRF-55310, Level B
1=
4=
5=
6=
9=
10 =
11 =
12 =
19 =
(Sample part number)
Solder Dip Option:
T = Standard
S = Solder Dip (*)
(See page 4)
Package:
C
AC
HC
T
L
N
R
E
EH
EF
PE
LP
LW
NW
Z
Logic & Supply Voltage:
= CMOS +5.0V to +15.0V (**)
= ACMOS
+5.0V
= HCMOS
+5.0V
= TTL
+5.0V
= LVHCMOS
+3.3V
= LVHCMOS
+2.5V
= LVHCMOS
+1.8V
= 10K ECL
-5.2V
= 10KH ECL
-5.2V
= 100K/300K ECL -4.5V
= PECL
+5.0V
= PECL
+3.3V
= LVDS
+3.3V
= LVDS
+2.5V
= Z output
Tristate Option:
(Standard offering in LW & NW)
Blank = No Tristate
D = Tristate
Frequency vs. Temperature Code:
± 100ppm at 0ºC to +70ºC
± 50ppm at 0ºC to +70ºC
± 25ppm at -20ºC to +70ºC
± 50ppm at -55ºC to +105ºC
± 50ppm at -55ºC to +125ºC
± 100ppm at -55ºC to +125ºC
± 50ppm at -40ºC to +85ºC
± 100ppm at -40ºC to +85ºC
± 15ppm at 23ºC ± 1ºC
± 50ppm at -55ºC to +125ºC reference to F at 23ºC
(*) Hot Solder Dip Sn60/Pb40 per MIL-PRF 55310 is optional for an additional cost
(**) Please specify supply voltage when ordering CMOS
For frequency stability vs. temperature options not listed herein,
request a custom part number.
Applications
• Designed to meet today’s requirements for all
voltage applications
• Wide military clock applications
• Industrial controls
• Microcontroller driver
For Non-Standard requirements, contact Q-Tech Corporation at
Sales@Q-Tech.com
Packaging Options
• Standard packaging in a locked anti-static cardboard
Other Options Available For An Additional Charge
• Lead forming available on all packages. Please contact for
details.
• P. I. N. D. test (MIL-STD 883, Method 2020)
• Lead trimming
All Flat Pack packages are available in surface mount form.
Specifications subject to change without prior notice.
Q-TECH Corporation - 10150 W. Jefferson Boulevard, Culver City 90232 - Tel: 310-836-7900 - Fax: 310-836-2157 - www.q-tech.com
QPDS-0131 (Revision A, October 2017) renamed from Flat Pack (Revision F, August 2010) (ECO# 9934)
1
I would like to ask about the Modelsim post-simulation error
[p=20, null, left][color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif][color=#494949][font=Arial, 宋体][size=12px]The simulation timing and functions before the program are correct[/size][/fon...
godjohsn FPGA/CPLD
How to read and save the unencrypted 149 chip code
As the title says. Can IAR read and save the unencrypted 149 chip? What format is it in?...
votex威 Microcontroller MCU
After reading Freescale's new rules, is there anything you don't want to do?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:42[/i]After reading the rules of the new Freescale smart car competition, do you feel stressed? I can’t afford to hurt my electromagnetic chi...
小小白 Electronics Design Contest
Hierarchical structure of embedded system software
The hierarchical structure of embedded system software has the embedded software layer of the operating system: Driver layer Program Real-time operating system (RTOS) Operating system application prog...
空气 Embedded System
My sensortag finally arrived. Unboxing and downloading the CC2650STK SimpleLink SensorTag APP
[size=6][b]Specially bold, it is easier to see the download link now[/b][/size] [size=6][color=Red][b]CC2650STK SimpleLink SensorTag APP Download[/b][/color][/size]...
kejoy Wireless Connectivity
Allow Verilog to display state names when simulating state machines
Situation: When we use Verilog to code state machines, we usually use parameters to define the state names, so that we will not be confused by the string of 10s when writing Case statements. However, ...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 725  787  1324  406  11  15  16  27  9  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号