EEWORLDEEWORLDEEWORLD

Part Number

Search

SR305C104MARTR1

Description
CAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.1 uF, THROUGH HOLE MOUNT
CategoryPassive components   
File Size463KB,14 Pages
ManufacturerAVX
Download Datasheet Parametric View All

SR305C104MARTR1 Online Shopping

Suppliers Part Number Price MOQ In stock  
SR305C104MARTR1 - - View Buy Now

SR305C104MARTR1 Overview

CAPACITOR, CERAMIC, MULTILAYER, 50 V, X7R, 0.1 uF, THROUGH HOLE MOUNT

SR305C104MARTR1 Parametric

Parameter NameAttribute value
Maximum operating temperature125 Cel
Minimum operating temperature-55 Cel
negative deviation10 %
positive deviation10 %
Rated DC voltage urdc50 V
Processing package descriptionRADIAL LEADED, ROHS COMPLIANT
Lead-freeYes
EU RoHS regulationsYes
China RoHS regulationsYes
stateACTIVE
terminal coatingMATTE TIN
Installation featuresTHROUGH HOLE MOUNT
Manufacturer SeriesSR
capacitance0.1000 uF
packaging shapeRECTANGULAR PACKAGE
Capacitor typeCERAMIC
Terminal shapeWIRE
Temperature Coefficient15%
Temperature characteristic codeX7R
multi-layerYes
Radial Leads/SkyCap
®
/SR Series
GENERAL INFORMATION
AVX SR Series
Conformally Coated Radial Leaded MLC
Temperature Coefficients:
C0G (NP0), X7R, Z5U
200, 100, 50 Volts (300V, 400V & 500V also available)
Case Material:
Epoxy
Lead Material:
RoHS Compliant, 100% Tin
L.S.
.762 (0.030)
LD
Nom.
W
Max.
Styles SR22, SR27
1.0" Min.
Dimensions: Millimeters (Inches)
W
Max.
H Max.
H Max.
W
Max.
T
Max.
1.52 (0.060)
Max.
1.0" Min.
LD
Nom.
T
Max.
See Note
L.S.
.762 (0.030)
Styles SR15, SR20,
SR30, SR40, SR50
H Max.
LD
Nom.
T
Max.
See Note
1.0" Min.
L.S.
.762 (0.030)
Note: Coating clean .784 (0.031) min.
above seating plane
Style SR21
HOW TO ORDER
SR21
AVX Style
SR15
SR20
SR21
SR22
SR27
SR30
SR40
SR50
Drawings are for illustrative purposes only.
Actual lead form shape could vary within stated tolerances based on body size.
5
Voltage
5 = 50V
1 = 100V
2 = 200V
9 = 300V
8 = 400V
7 = 500V
E
Temperature
Coefficient
A = C0G (NP0)
C = X7R
E = Z5U
104
Capacitance
M
Capacitance
A
Failure Rate
A = Not Applicable
R
Leads
R = RoHS
Long Lead
1.0" minimum
TR1
Packaging
Blank = Bulk Packaging
T = Trimmed Leads
.230"± .030"
Bulk packaging
TR1 = Tape and Reel
Packaging
AP1 = Ammopack
Packaging
See packaging specification
page 33-34.
First two digits are the
Tolerance
significant figures of
C0G (NP0):
X7R:
capacitance. Third digit
C = ±.25pF
J = ±5%
indicates the additional
D = ±.5pF
K = ±10%
number of zeros. For
F = ±1%
M = ±20%
example, order 100,000
(>50pF only)
pF as 104. (For values
G = ±2%
Z5U:
below 10pF use “R” in
(>25pF only) M = ±20%
place of decimal point,
J = ±5%
Z = +80%
e.g., 1R4 = 1.4pF.)
K = ±10%
-20%
MARKING
FRONT
XXX
X X X
Capacitance Code
Tolerance Code
Voltage Code
Temp. Char. Code
PACKAGING REQUIREMENTS
BACK
XXX
A XX
3 Digit Date Code
Lot Code
AVX Logo
SR15, 20, 21, 22, 27, 30
SR40, 50
Quantity per Bag
1000 Pieces
500 Pieces
Note: SR15, SR20, SR21, SR30, and SR40 available on tape and reel per EIA
specifications RS-468. See Pages 33 and 34.
15
Implementation of Digital Stopwatch Based on Xilinx FPGA
The main purpose of this project is to design a digital stopwatch based on Xilinx FPGA, master the working principle of Xilinx FPGA, the display principle of dynamic LED, and the working principle of ...
CMika FPGA/CPLD
How should I draw the various layers of the Allegro pad pins?
1. How should I draw each layer when drawing pads in Allegro ? How should I draw surface mount pads? How should I draw through-hole pads? Mainly, I don’t know how to get the size of each layer. Is the...
shijizai PCB Design
Share your experience on the calibration algorithm of AD sampling accuracy in DSP programming
The F2812 has an internal integrated ADC conversion module. This module is a 12-bit, pipelined analog-to-digital converter with a built-in dual sample-and-hold (S/H) and can select 16-channel inputs i...
Aguilera DSP and ARM Processors
C51 classic routine!
...
daicheng 51mcu
MSP430 variant 3-wire SPI bus implementation (for DS1302 clock chip)
As the title says, this is the so-called abnormal version of the 3-wire SPI bus on the Internet: one clock line, one enable line, and one bidirectional IO line.   One module, two files: //spi3.c #incl...
fish001 Microcontroller MCU
Hardware written test problem, please help
Draw a CMOS circuit diagram of Y="A"*B+C. What is the relationship between this "A" and A?...
好好学习 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1927  1934  1040  1475  9  39  21  30  1  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号