8121SY9V9GE datasheet, PDF - EEWORLD Datasheet

8121SY9V9GE: DescriptionPUSHBUTTON SWITCH,STRAIGHT,SPDT,ON-(ON),PC TAIL TERMINAL,7; CategoryMechanical and electronic products switch; File Size1017KB，16 Pages; ManufacturerITT; Websitehttp://www.ittcannon.com/

Download Datasheet Parametric View All

8121SY9V9GE Overview

PUSHBUTTON SWITCH,STRAIGHT,SPDT,ON-(ON),PC TAIL TERMINAL,7

Parameter Name	Attribute value
Objectid	1165998496
Reach Compliance Code	unknown
ECCN code	EAR99
Actuator angle
Actuator length	0.183 inch
Actuator material	GLASS FILLED NYLON
Actuator type	PUSHBUTTON
body width	8.128 mm
body height	47.4472 mm
Body length or diameter	15.748 mm
Casing diameter	0.25 inch
Nozzle length	0.35 inch
Casing type	UNTHREADED
Center contact plating	GOLD OVER NICKEL
Contact (AC) maximum rated R load	1A@120VAC
Maximum contact current (AC)	1 A
Maximum contact current (DC)	1 A
Contact (DC) maximum rated power R load	0.4VA@20VDC
Contact (DC) maximum rated R load	1A@28VDC
Contact function	ON-(ON)
Contact resistance	0.05 mΩ
Maximum contact voltage (AC)	120 V
Maximum contact voltage (DC)	28 V
Dielectric withstand voltage	1000VAC V
Electrical life	60000 Cycle(s)
End contact material	SILVER
End contact plating	GOLD OVER NICKEL
Shell material	STAINLESS STEEL
Insulation resistance	1000000000 Ω
insulator material	GLASS FILLED NYLON
Manufacturer's serial number	8020
Installation features	THROUGH HOLE-STRAIGHT
Maximum operating temperature	75 °C
Minimum operating temperature	-30 °C
PCB hole count	7
seal	EPOXY
Solderability	MIL-STD
surface mount	NO
Switch action	VERTICAL
switch function	SPDT
Switch type	PUSHBUTTON SWITCH
Terminal length	0.185 inch
Terminal material	COPPER ALLOY
Termination type	SOLDER
Washability	PARTIAL

Printed from www.freetradezone.com, a service of Partminer, Inc.

This Material Copyrighted By Its Respective Manufacturer

How to Establish ModelSim Simulation Environment in XILINX FPGA Development: In the development of FPGA, simulation is essential. However, the simulation tool provided by ISE can only simulate some simple HDL codes , but cannot simulate IP generated by Coregen. In this case, t...; eeleader FPGA/CPLD

【SensorTag】the fivth week: Routine analysis: I have studied the routines in the past few days: Since my topic this time is: Computer Bluetooth switch. So I naturally looked at the KEYS routine. Since the routine is all in English, I finally real...; ddllxxrr Wireless Connectivity

DSP from entry to mastery complete collection: The information is good, but it is in English....; a20061475 DSP and ARM Processors

Ask a question about vxworks config.h file: Why is it that when compiling, adding a component only requires #define INCLUDE_XXXX? Where are these components stored and how are they added to the kernel?...; ldw3 Real-time operating system RTOS

Output distortion of the instrument amplifier with three op amps: The schematic diagram is shown in Figure 1, where J2 is the signal input.Figure 2 Figure 3 is the waveform of the single-ended ground at J2.Figure 4 is the input waveform at J2, which is a three-value...; 天天1 Analog electronics

Ultraman Zigbee Reading Diary: [b][size=3][color=rgb(51, 51, 51)][font=宋体]I have been engaged in the development of single-chip microcomputers for several years, mainly using the 8051[/font][/color][color=rgb(51, 51, 51)][font=宋体]c...; Jacktang Wireless Connectivity

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components