VJ High Rel C0G (NP0)
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
for High Reliability Applications
FEATURES
•
Surface-mount, precious metal technology
wet build process
•
Made with a combination of design, materials
and tight process control to achieve very high
field reliability
,
Available
RoHS*
COMPLIANT
•
Periodic testing to MIL-PRF-55681 guidelines to maintain
a high level of quality
•
Available with group A and C screening, process code “2L”
•
Available with group A screening only, process code “68”
•
Available with Voltage Conditioning only, process code “5G”
•
Customized certification available on request to meet your
quality requirements
•
Available with tin-lead barrier terminations order code “L”
•
100 % voltage conditioned
APPLICATIONS
•
Implantable medical devices
•
System critical capacitor applications in non-implantable
medical devices
•
Mission critical military, aerospace and space applications
ELECTRICAL SPECIFICATIONS
Note:
Electrical characteristics at + 25 °C unless otherwise
specified.
Aging Rate:
1 % maximum per decade
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 MΩ minimum or
1000
ΩF,
whichever is less
At + 125 °C and rated voltage 10 000 MΩ minimum or
100
ΩF,
whichever is less
Dielectric Withstanding Voltage (DWV):
This is the maximum voltage the capacitors are tested for a
1 to 5 second period and the charge/discharge current does
not exceed 50 mA
≤
200 Vdc: DWV at 250 % of rated voltage.
500, 600 Vdc: DWV at 200 % of rated voltage.
Operating Temperature:
C0G: - 55 °C to + 125 °C
Capacitance Range:
0.5 pF to 0.056 µF
Voltage Rating:
10 Vdc to 600 Vdc
Temperature Coefficient of Capacitance (TCC):
C0G: 0 ± 30 ppm/°C from - 55 °C to + 125 °C
Dissipation Factor:
0.1 % max. at 1.0 V
rms
and 1 kHz for values > 1000 pF
0.1 % max. at 1.0 V
rms
and 1 MHz for values
≤
1000 pF
* Pb containing terminations are not RoHS compliant, exemptions may apply
www.vishay.com
118
For technical questions, contact: mlcc.specials@vishay.com
Document Number: 45045
Revision: 20-Feb-08
VJ High Rel C0G (NP0)
Surface Mount Multilayer Ceramic Chip Capacitors
for High Reliability Applications
DIMENSIONS
in inches [millimeters]
L
W
T
MAX.
P
Vishay Vitramon
PART
ORDERING
NUMBER
VJ0402
VJ0603
VJ0805
VJ1206
VJ1210
VJ1808
VJ1812
VJ1825
VJ2220
VJ2225
LENGTH (L)
0.040 ± 0.004
[1.00 ± 0.10]
0.063 ± 0.005
[1.60 ± 0.12]
0.079 ± 0.008
[2.00 ± 0.20]
0.126 ± 0.008
[3.20 ± 0.20]
0.126 ± 0.008
[3.20 ± 0.20]
0.180 ± 0.010
[4.57 ± 0.25]
0.177 ± 0.010
[4.50 ± 0.25]
0.177 ± 0.010
[4.50 ± 0.25]
0.220 ± 0.008
[5.59 ± 0.20]
0.220 ± 0.010
[5.59 ± 0.25]
WIDTH (W)
0.020 ± 0.004
[0.50 ± 0.010]
0.031 ± 0.005
[0.80 ± 0.12]
0.049 ± 0.008
[1.25 ± 0.20]
0.063 ± 0.008
[1.60 ± 0.20]
0.098 ± 0.008
[2.50 ± 0.20]
0.080 ± 0.010
[2.03 ± 0.25]
0.126 ± 0.008
[3.20 ± 0.20]
0.252 ± 0.010
[6.40 ± 0.25]
0.200 ± 0.008
[5.08 ± 0.20]
0.250 ± 0.010
[6.35 ± 0.25]
MAXIMUM
THICKNESS (T)
0.024 [0.61]
0.036 [0.92]
0.053 [1.35]
0.067 [1.70]
0.067 [1.70]
0.086 [2.18]
0.086 [2.18]
0.086 [2.18]
0.086 [2.18]
0.086 [2.18]
TERMINATION PAD (P)
MINIMUM
0.004 [0.10]
0.012 [0.30]
0.010 [0.25]
0.010 [0.25]
0.010 [0.25]
0.010 [0.25]
0.010 [0.25]
0.010 [0.25]
0.010 [0.25]
0.010 [0.25]
MAXIMUM
0.016 [0.41]
0.018 [0.46]
0.028 [0.71]
0.028 [0.71]
0.028 [0.71]
0.030 [0.76]
0.030 [0.76]
0.030 [0.76]
0.030 [0.76]
0.030 [0.76]
ORDERING INFORMATION
VJ1206
CASE
CODE
0402
0603
0805
1206
1210
1808
1812
1825
2220
2225
A
DIELECTRIC
102
J
L
A
A
MARKING
T
PACKAGING
##
(2)
PROCESS
CODE
CAPACITANCE CAPACITANCE TERMINATION DC VOLTAGE
NOMINAL CODE TOLERANCE
RATING
(1)
Expressed in
picofarads (pF).
The first two
digits are
significant, the
third is a
multiplier. An “R”
indicates a
decimal point
Examples:
102 = 1000 pF
1R8 = 1.8 pF
C = ± 0.25 pF X = Ni barrier 100
% tin plated
D = ± 0.5 pF
F = AgPd
F=±1%
L = Ni barrier with
G=±2%
tin lead plated
H=±3%
min. 4 % lead
J=±5%
K = ± 10 %
Note:
C, D < 10 pF
F, G, H,
≥
10 pF
J, K,
≥
10 pF
Q = 10 V
J = 16 V
X = 25 V
A = 50 V
B = 100 V
C = 200 V
E = 500 V
N = 600 V
A = C0G (NP0)
A = Unmarked C = 7" reel/ paper 2L = High Rel
tape
group A and C
screening
T = 7" reel/ plastic
68 = High Rel
tape
group A
P = 11 1/4" reel/
screening only
paper tape
5G = Voltage
R = 11 1/4" reel/
Conditioning
plastic tape
only
B = Bulk
W = Waffle tray
(Paper tape for
0402 and 0603
only)
Notes:
(1)
DC voltage rating should not be exceeded in application
(2)
Process code with 2 digits has to be added
Document Number: 45045
Revision: 20-Feb-08
For technical questions, contact: mlcc.specials@vishay.com
www.vishay.com
119
VJ High Rel C0G (NP0)
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
for High Reliability Applications
HIGH REL C0G (NP0) DIELECTRIC - TYPICAL PARAMETERS
TEMPERATURE COEFFICIENT OF CAPACITANCE
2.0
% CAPACITANCE CHANGE
INSULATION RESISTANCE
(
Ω
FARADS)
1.5
1.0
0.5
0.0
- 0.5
- 1.0
- 1.5
- 2.0
- 75 - 50
- 25
0
25
50
75
100 125
TEMPERATURE
°
C
NP0
10 000
MINIMUM INSULATION
RESISTANCE VS. TEMPERATURE
1000
100
10
10
25
TEMPERATURE
°
C
100 125
AGING RATE - NP0
0.2
% CAPACITANCE CHANGE
VOLTAGE COEFFICIENT OF CAPACITANCE - 1000 V RATED
30
% CAPACITANCE CHANGE
20
10
0
- 10
- 20
- 30
0.1
0.0
- 0.1
- 0.2
1
10
100
HOURS
1000
10 000
0
100 200 300
400 500
600 700
800
900 1000
DC VOLTS APPLIED
STANDARD PACKAGING QUANTITIES
7" REEL
QUANTITIES
BODY
SIZE
0402
0603
0805
(4)
1206
1210
1808
1812
1825
2220
2225
TAPE
SIZE
8 mm
8 mm
8 mm
8 mm
8 mm
12 mm
12 mm
12 mm
12 mm
12 mm
PAPER TAPE
PACKAGING
CODE “C”
5000
4000
3000
N/a
N/a
N/a
N/a
N/a
N/a
N/a
(1) (2) (3)
11 1/4" AND 13" REEL QUANTITIES
PAPER TAPE
PACKAGING
CODE “P”
10 000
10 000
10 000
N/a
N/a
N/a
N/a
N/a
N/a
N/a
PLASTIC TAPE
PACKAGING
CODE “R”
N/a
N/a
10 000
10 000
10 000
10 000
5000
5000
5000
5000
BULK QUANTITIES
VIAL
PACKAGING
CODE “B”
5000
5000
5000
5000
5000
1000
1000
1000
N/a
N/a
WAFFLE
PACKAGING
CODE “W”
N/a
N/a
N/a
N/a
N/a
N/a
N/a
1000
1000
1000
PLASTIC TAPE
PACKAGING
CODE “T”
N/a
N/a
3000
3000
3000
3000
1000
1000
1000
1000
Notes:
(1)
Vishay Vitramon uses embossed plastic carrier tape
(2)
REFERENCE: EIA Standard RS 481 - “Taping of Surface Mount Components for Automatic Placement”
(3 )
N/a = Not available
(4)
Packaging “C/P” and “T/R” depend on product thickness
www.vishay.com
122
For technical questions, contact: mlcc.specials@vishay.com
Document Number: 45045
Revision: 20-Feb-08
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
