EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3521AI-2C228-2Z156.250000T

Description
LVDS Output Clock Oscillator, 156.25MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size1MB,45 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3521AI-2C228-2Z156.250000T Overview

LVDS Output Clock Oscillator, 156.25MHz Nom, QFN, 10 PIN

SIT3521AI-2C228-2Z156.250000T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145145283913
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
Other featuresCOMPLEMENTARY OUTPUT
maximum descent time0.47 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency156.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM, 2 pF
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.47 ns
Maximum supply voltage3.08 V
Minimum supply voltage2.52 V
Nominal supply voltage2.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Description
The
SiT3521
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Features
Any-frequency mode where the clock output can be
re-programmed to any frequency between 1 MHz and
340 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the clock
output can be steered or pulled by up to ±3200 ppm with
5 to 94 ppt (parts per trillion) resolution.
The device’s default start-up frequency is specified in the
ordering code. User programming of the device is achieved
via I
2
C or SPI. Up to 16 I
2
C addresses can be specified by
the user either as a factory programmable option or via
hardware pins, enabling the device to share the I
2
C with
other I
2
C devices.
The SiT3521 utilizes SiTime’s unique DualMEMS
®
temperature sensing and TurboCompensation
®
technology
to deliver exceptional dynamic performance:
Programmable frequencies (factory or via I
2
C/SPI)
from 1 MHz to 340 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
SD
SC
A/
M
LK ISO
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3521 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.01
30 April 2021
www.sitime.com
Please help me with the problem of vxworks hung
This is a simple taskwhile(1) { _tv.tv_sec = 0; _tv.tv_usec = time; /* If using 10000 us, then the system hang will not occur. */res = select(0, NULL, NULL, NULL, _tv); if (res0errno != EINTRerrno != ...
lyl19 Real-time operating system RTOS
STM32F103 timer clock not understood
Today I saw a blog post that says: Assuming the system clock is 72Mhz, TIM1 is derived from PCLK2 (72MHz), and TIM2-7 is derived from PCLK1. The key is to set the clock pre-division number and the val...
ddllxxrr stm32/stm8
51 MCU serial communication problem
There is no serial port protocol between the upper and lower computers. When one side is ready to receive, the other side can send. Now the question is how can the receiver know that the data stream h...
manly88 Embedded System
Jlink debugging often shows "could not transfer JTAG data"
When running naked, I debugged with ADS and this problem occurred after running for a few minutes. The time is not fixed, sometimes a few minutes, sometimes more than ten minutes. But if it is burned ...
wangjunaza Embedded System
Introduction to CY7C68013-I-USB2.0 Development Learning Board
Why choose CY7C68013 as USB2.0 chip: 1. High cost performance, the largest market share in the world among general USB2.0 interface chips, and the largest foreign market share. 2. Maximum 4K USB endpo...
dz51 MCU
I made a clock, and the microcontroller displays garbled characters when the clock jumps to the date. I would be very grateful for your help.
Dear experts, please help me find the error. This is a single-chip computer program of mine. It is a clock. It uses ATMEL89C51 single-chip computer and is displayed on the digital tube 7SEG-MPX8-CC-BL...
ATMEGA_007 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1280  1134  386  2679  2325  26  23  8  54  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号