EEWORLDEEWORLDEEWORLD

Part Number

Search

VSSRC20AB

Description
25 or 50 Mil Pitch, Termination Resistor/Capacitor Networks
File Size128KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Compare View All

VSSRC20AB Overview

25 or 50 Mil Pitch, Termination Resistor/Capacitor Networks

VTSRC, VSSRC, VSORC-AB
Vishay Thin Film
25 or 50 Mil Pitch, Termination Resistor/Capacitor Networks
FEATURES
Lead (Pb)-free standard
Resistors and capacitors on a single chip
Saves board space
Reduces total assembly costs
Actual Size
Small Outline, Surface Mount, EMI/RFI Reduction
RoHS
COMPLIANT
Uniform performance characteristics
Compatible with automatic surface mounting equipment
UL 94V-0 flame resistant
Rugged, molded case construction
If your design calls for the elimination of transmission line
effects on high speed data lines Vishay Thin Film’s integrated
RC network, schematic AB is the answer. The planar design
of our single die thin film networks offer low noise and
predictable component behavior over a wide frequency
range. Care must be taken when choosing matching
networks that their frequency response matches that of the
transmission line. Our product will reduce total assembly
costs through surface mount technology, reduced
component count and improved performance characteristics.
Available packages SOIC, SSOP and TSSOP.
TYPICAL PERFORMANCE
TCR
RESISTOR
200
TCC
CAPACITOR
200
TOLERANCE
10 %
TOLERANCE
20 %
SCHEMATIC AB
20 19 18 17
16
15
14
13
12
11
MODELS
VSORC
VSSRC
X
VTSRC
STANDARD VALUES
R (Ω)
47
C (pF)
33
1
2
3
4
5
6
7
8
9
10
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
SPECIFICATIONS
Tantalum Nitride on Silicon
10
Ω
to 750
Ω
Tracking
Absolute
Absolute
Tolerance:
Power Rating:
Capacitance Range
Stability:
ESD Protection
Breakdown Voltage
Operating Temperature Range
Storage Temperature Range
Power Rating/Resistor
ΔR
Ratio
Absolute
Package
± 10 ppm/°C
± 200 ppm/°C
± 10 % Standard (R)
± 20 % Standard (C)
1 W - (T)SSOP. 1.2 W - SOIC
10 pF to 150 pF - TSSOP/10 pF to 250 pF - SOIC and SSOP
±2%
> 2 kV
35 - 50 V
0 °C to + 70 °C
- 55 °C to + 125 °C
100 mW
1000 h at + 70 °C
MIL-STD-883, Method 3015
at 1 MHz and V
RMS
over + 10 °C to + 70 °C
See Derating Curve
0 °C to + 70 °C
CONDITIONS
RC NETWORKS
Resistance Range
TCR:
www.vishay.com
106
For technical questions, contact: thin-film@vishay.com
Document Number: 60084
Revision: 01-Jul-08

VSSRC20AB Related Products

VSSRC20AB VSORC-AB VSORC20AB VSSRC-AB VTSRC-AB VTSRC20AB
Description 25 or 50 Mil Pitch, Termination Resistor/Capacitor Networks 25 or 50 Mil Pitch, Termination Resistor/Capacitor Networks 25 or 50 Mil Pitch, Termination Resistor/Capacitor Networks 25 or 50 Mil Pitch, Termination Resistor/Capacitor Networks 25 or 50 Mil Pitch, Termination Resistor/Capacitor Networks 25 or 50 Mil Pitch, Termination Resistor/Capacitor Networks
Clock chip
Has anyone configured the LMK04816 chip? Please give me some advice....
一二三四六 FPGA/CPLD
Single-Chip Microcomputer and Its Application Zhang Yikun
To download the electronic courseware of Single-Chip Microcomputer and Application by Zhang Yikun,just quote the URL http://www.cndzz.com/down/down_go.asp?id=13166no=1. Do not click on the webpage, in...
fighting MCU
MSP430 MCU simulates IIC bus to read MMA7660 three-axis acceleration sensor
After working with the msp430 microcontroller for a few days, I found that its hardware IIC is not very easy to use (I couldn't adjust it, hehe), so I abandoned it and used the protocol of the simulat...
qinkaiabc Microcontroller MCU
[Sipeed LicheeRV 86 Panel Review] 2- Board Resource Introduction and Data Collection
Board Resource Introduction Lichee RV-86 is a smart home central control development kit that is compatible with Lichee RV-Nezha CM. Supports WAFT (WebAssembly Framework For Things) development enviro...
DDZZ669 Domestic Chip Exchange
EEWORLD University ---- HELLO FPGA - Digital Circuits
HELLO FPGA - Digital Circuits : https://training.eeworld.com.cn/course/3685...
锆石科技 FPGA/CPLD
How does Xilinx encrypt source code?
How does Xilinx encrypt the source code so that part of the .v file is visible and debugged, and the other part of the .v file is encrypted, so that the whole can be used in combination. Can I use the...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1363  2186  672  464  2031  28  45  14  10  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号