EEWORLDEEWORLDEEWORLD

Part Number

Search

PS3M21-126GBBOER-U

Description
Board Connector, 26 Contact(s), 1 Row(s), Female, Straight, 0.05 inch Pitch, Surface Mount Terminal, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size199KB,1 Pages
ManufacturerAmtek Technology Co., Ltd.
Environmental Compliance  
Download Datasheet Parametric View All

PS3M21-126GBBOER-U Overview

Board Connector, 26 Contact(s), 1 Row(s), Female, Straight, 0.05 inch Pitch, Surface Mount Terminal, Black Insulator, Receptacle

PS3M21-126GBBOER-U Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1164498289
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresROHS COMPLIANT
Board mount optionsPEG
body width0.071 inch
subject depth0.094 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (10)
Contact completed and terminatedGold (Au)
Contact point genderFEMALE
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact resistance20 mΩ
Contact styleSQ PIN-SKT
Dielectric withstand voltage500VAC V
Insulation resistance1000000000 Ω
Insulator colorBLACK
insulator materialNYLON
JESD-609 codee4
Manufacturer's serial numberPS3M21
Plug contact pitch0.05 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded1
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PCB contact patternSTAGGERED
PCB contact row spacing2.5908 mm
Plating thickness10u inch
Rated current (signal)1 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts26
F
emale Header 1.27mm
Material
Insulator:Polyester,UL 94V-0
Standard:Nylon 6T
Terminal:Copper Alloy
Plating:Gold Plated
Female Header 1.27mm 1 Row H=2.1mm SMT Type
Specifications
Current Rate:1 AMP
Insulation Resistance:1000MΩ Min.
Contact Resistance:20mΩ Max.
Dielectric Voltage:500V AC for one minute
Operation Temperature:-40°C to +105°C
1
3
A TYPE
PIN0.40x0.15
1.27±0.10
1.27xNo.of Contacts-1.27±0.20
1.27xNo.of Contacts+3.13±0.30
1.80±0.10
2
4
1.27
4.20
2
4
0.74
1
3
A TYPE
1.27xNo.of Contacts+1.63
10
ø
1.
2.40±0.25
2.10±0.10
ø
0.80±0.10
ø
1.20±0.10
2.54
B TYPE
1.00
3.10±0.25
1.27xNo.of Contacts+1.63±0.15
Recommended P.C.B Layout(Top Side)
(PCB BOARD TOLERANCE±0.05)
Part No.:PS3M21-1XX-U
Female Header 1.27mm 2 Row H=2.1mm SMT Type
3.10±0.15
1.27±0.05
ø
1
.35
0.64
ø
0
.8
0.74±0.05
5
1.60
1.60
1.27±0.10
2.40±0.25
2.10±0.20
2.50
0.70
2-
ø
1.20
0.40
4.40±0.25
4.40±0.25
0.80
1.27 x No. of Positions+1.77±0.20
Part No.:PS3M21-2XX-U
P S 3 M 2 1 - X
X X
X
B
X
X
X
-
U
1:Single Row
2:Dual Row
G:Gold Flash
GA:5u"
GB:10u"
GC:20u"
GD:30u"
S:Selective
SA:5u"
SB:10u"
SC:20u"
SD:30u"
B:Balck insulator
E:With
O:W/O Peg
Outer Peg
P:With Inner Peg
T:Tube
R:Taping & Reel
U:RoHS + Nylon 6T
No. of contacts per row
(03~50)
T:Tin Plated
TE:Tin 200u"
O:W/O
Cap
C:With Cap
◎:Standard
Recommended
www.amtek-co.com.tw
2-34
2.40±0.25
PIN 0.40X0.15
1.27 X No. of Contacts-1.27±0.20
1.27 X No. of Positions+0.50±0.30
Recommended PCB Layout
(PCB TOLERANCE ±0.05)
5.40
1.60
ø
1.5
B TYPE
0
FPGA_100 Days Journey_Electronic Piano Design
FPGA_100 Days Journey_Electronic Piano Design.pdf...
zxopenljx FPGA/CPLD
Convert ALLEGRO package to PADS package or AD package
Program functions: Convert ALLEGRO package to PADS package or AD package, and use ALLEGRO to create PADS or AD package. This tool can facilitate the creation of packages for design engineers who use m...
yepeda PCB Design
Implementing ethercat and ethernet simultaneously on TMDSICE3359
Hello, Can the following application be implemented on TMDSICE3359? Port0: ethercat Port1: ethernet...
zhangyuechun Analogue and Mixed Signal
LPC54102 Camera-based Tracking Car Summary
First of all, I would like to thank NXP for providing such a board for everyone to try and learn, and I would also like to thank the forum for providing such a platform. This is the first time I write...
supermiao123 NXP MCU
Looking for colleagues who are good at FPGA algorithms
I recently started using FPGA to develop image algorithms. I just started learning FPGA and don’t know where to start. Please give me some advice... I would be very grateful......
yuechenping FPGA/CPLD
Basic knowledge of semiconductors Chinese version without translation
Basic knowledge of semiconductors Chinese version without translation...
linda_xia Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 354  2816  2532  2852  1462  8  57  51  58  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号