EEWORLDEEWORLDEEWORLD

Part Number

Search

EHV470M2EAIT35

Description
Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 250V, 20% +Tol, 20% -Tol, 47uF, Surface Mount, 6767
CategoryPassive components    capacitor   
File Size141KB,2 Pages
ManufacturerHitano Enterprise Corp
Environmental Compliance
Download Datasheet Parametric View All

EHV470M2EAIT35 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 250V, 20% +Tol, 20% -Tol, 47uF, Surface Mount, 6767

EHV470M2EAIT35 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1240379782
package instruction, 6767
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance47 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
dielectric materialsALUMINUM (WET)
leakage current0.57 mA
Installation featuresSURFACE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Package shapeCYLINDRICAL PACKAGE
method of packingAMMO PACK
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)250 V
ripple current220 mA
size code6767
surface mountYES
Delta tangent0.2
Terminal surfaceNOT SPECIFIED
Terminal shapeFLAT
EHV
SERIES
SMD TYPE Reflow Soldering is available 
 
Life 2000 hours at 105℃ 
Available For High Density Mounting
Characteristics
Category Temperature Range
Capacitance Tolerance
Leakage Current
6.3 ~ 100V
-55
~ +105℃
160 ~ 450V
-40
~ +105℃
+20% -20% (at 20
, 120Hz)
SIZE A~F: I≤0.01CV or 3uA, whichever is greater 2 minutes after Rated Voltage applied
SIZE G~J(6.3V~100V): I≤0.03CV whichever is greater 2 minutes after Rated Voltage applied
SIZE G~J (160V~450V): I≤0.04CV +100uA whichever is greater 5 minutes after rated voltage applied
160~
400~
Dissipation Factor
Voltage (V)
6.3
10
16
25
35
50
63
100
250
450
( tanδ)Max
(at 20
, 120Hz)
SIZE A~F
0.45
0.35
0.28
0.18
0.16
0.14
0.12
0.12
-
-
SIZE G~J
0.45
0.38
6.3
0.34
10
0.26
16
0.22
25
0.18
35
0.14
50
0.10
63
0.20
100
160~
250
-
3
0.25
400~
450
-
6
Stability at Low Temperature
(
at 120Hz)
Voltage (V)
Load Life
Shelf Life
4
4
3
2
2
2
2
3
Z -25
SIZE A~F
/Z +20
SIZE G~J
5
4
3
2
2
2
2
2
SIZE A~F
12
8
6
4
3
3
3
4
Z-40
SIZE G~J
10
8
6
4
3
3
3
3
6
10
/Z 20℃
After the rated voltage
Capacitance change Within
±25%
of initial value(SIZE G~I:
±20%)
has been applied for 2000 D.F. tanδ
Less than
±300%
of specified value(SIZE D~I:
±200%)
hours at 105
Leakage current
Less than Initial specified value
After storage for 1000 hours at 105
, with no voltage applied and being stabilized at +20
, Capacitor
shall meet the limit specified in load life.(Refer to JIS C5101-4 4.1)
Diagram of dimensions
SIZE Dφ
A
4
B
5
C
6.3
C8
6.3
D
8
E
8
F
10
G
12.5
H
12.5
I
16
J
18
L
5.5
5.5
5.7
7.7
6.5
10.5
10.5
13.5
16.0
16.5
16.5
A
4.3
5.3
6.6
6.6
8.4
8.34
10.4
13.0
13.0
17.0
19.0
C
5.1
6.1
7.4
7.4
9.2
9.2
11.2
15.0
15.0
19.0
21.0
B
4.3
5.3
6.6
6.6
8.4
8.34
10.4
13.0
13.0
17.0
19.0
W
P±0.2
0.5~0.8 1.0
0.5~0.8 1.5
0.5~0.8 2.0
0.5~0.8 2.0
0.7~1.1 3.1
0.7~1.1 3.1
0.7~1.1 4.7
1.1~1.4 4.4
1.1~1.4 4.4
1.1~1.4 6.4
1.1~1.4 6.4
Size A~F refer to Fig. 1
Size G~J refer to Fig. 2
9
Please help me figure out what this "NB!" means
Can you please help me figure out what this "NB!" means? [url=http://processors.wiki.ti.com/index.php/CC2541_Dual_Stack]http://processors.wiki.ti.com/index.php/CC2541_Dual_Stack[/url] In the blue circ...
wangfuchong Talking
Matlab Lesson 5 - Plotting Symbolic Variables
This was mentioned before ezplot...
gaoxiao Microcontroller MCU
What is oc gate
[size=4]In actual use, sometimes it is necessary to connect the output ends of two or more NAND gates to the same wire, and transmit the data (status) on these NAND gates through the same wire. Theref...
Aguilera Analogue and Mixed Signal
Have you studied the OpenSparc chip? Can you give me some advice?
What is the value of this chip? What do you think of it?...
swayz88 Embedded System
[Xiao Meige FPGA Advanced Tutorial] The use of MC8051 soft core on FPGA
[b]2.2 Assembly of MC8051 core[/b] [color=#000][size=15px]So far, all the modules for RTL level implementation of MC8051 core are available. Next, we will assemble these modules together to get a Quar...
芯航线跑堂 FPGA/CPLD
System and Chip Architect
A large domestic IC design company is recruiting system architects (chips). The work location is Shenzhen, five days and eight hours, generous benefits, annual salary is negotiable, self-recommendatio...
careerco Recruitment

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2747  593  1855  981  432  56  12  38  20  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号