ADS5463IPFPRG4 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> converter> ADS5463IPFPRG4

ADS5463IPFPRG4: DescriptionAnalog to Digital Converters - ADC 12-bit 500 MSPS ADC w/ Buffered Input; CategoryAnalog mixed-signal IC converter; File Size2MB，50 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

ADS5463IPFPRG4 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ADS5463IPFPRG4	-	-	View	Buy Now

ADS5463IPFPRG4 Overview

Analog to Digital Converters - ADC 12-bit 500 MSPS ADC w/ Buffered Input

ADS5463IPFPRG4 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	QFP
package instruction	HTFQFP, TQFP80,.55SQ
Contacts	80
Reach Compliance Code	unknow
ECCN code	3A001.A.5.A.3
Maximum analog input voltage	2.2 V
Minimum analog input voltage
Converter type	ADC, PROPRIETARY METHOD
JESD-30 code	S-PQFP-G80
JESD-609 code	e4
length	12 mm
Maximum linear error (EL)	0.061%
Humidity sensitivity level	4
Number of analog input channels	1
Number of digits	12
Number of functions	1
Number of terminals	80
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output bit code	OFFSET BINARY
Output format	PARALLEL, WORD
Package body material	PLASTIC/EPOXY
encapsulated code	HTFQFP
Encapsulate equivalent code	TQFP80,.55SQ
Package shape	SQUARE
Package form	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
power supply	3.3,5 V
Certification status	Not Qualified
Sampling rate	500 MHz
Sample and hold/Track and hold	TRACK
Maximum seat height	1.2 mm
Nominal supply voltage	3.3 V
surface mount	YES
technology	BIPOLAR
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	12 mm

ADS5463IPFPRG4 Related Products

	ADS5463IPFPRG4	ADS5463IPFP	ADS5463IPFPG4	ADS54RF63IPFP	ADS54RF63IPFPR
Description	Analog to Digital Converters - ADC 12-bit 500 MSPS ADC w/ Buffered Input	12-Bit, 500-MSPS Analog-to-Digital Converter (ADC) 80-HTQFP -40 to 85	Analog to Digital Converters - ADC 12-bit 500 MSPS ADC w/ Buffered Input	12-Bit, 550-MSPS, RF Sampling Analog-to-Digital Converter (ADC) 80-HTQFP -40 to 85	12-Bit, 550-MSPS, RF Sampling Analog-to-Digital Converter (ADC) 80-HTQFP -40 to 85
Is it lead-free?	Lead free	Lead free	Contains lead	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	QFP	QFP	QFP	QFP	QFP
package instruction	HTFQFP, TQFP80,.55SQ	HTQFP-80	14 X 14 MM, GREEN, PLASTIC, HTQFP-80	HTQFP-80	HTFQFP, TQFP80,.55SQ
Contacts	80	80	80	80	80
Reach Compliance Code	unknow	compliant	compli	compliant	compli
ECCN code	3A001.A.5.A.3	3A001.A.5.A.3	3A001.A.5.A.3	3A001.A.5.A.3	3A001.A.5.A.3
Maximum analog input voltage	2.2 V	2.2 V	2.2 V	2.2 V	-
Converter type	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	-
JESD-30 code	S-PQFP-G80	S-PQFP-G80	S-PQFP-G80	S-PQFP-G80	-
JESD-609 code	e4	e4	e4	e4	-
length	12 mm	12 mm	12 mm	12 mm	-
Maximum linear error (EL)	0.061%	0.061%	0.061%	0.1099%	-
Humidity sensitivity level	4	4	4	4	-
Number of analog input channels	1	1	1	1	-
Number of digits	12	12	12	12	-
Number of functions	1	1	1	1	-
Number of terminals	80	80	80	80	-
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	-
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-
Output bit code	OFFSET BINARY	OFFSET BINARY	OFFSET BINARY	OFFSET BINARY	-
Output format	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	HTFQFP	HTFQFP	HTFQFP	HTFQFP	-
Encapsulate equivalent code	TQFP80,.55SQ	TQFP80,.55SQ	TQFP80,.55SQ	TQFP80,.55SQ	-
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	-
Package form	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH	FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH	-
Peak Reflow Temperature (Celsius)	260	260	260	260	-
power supply	3.3,5 V	3.3,5 V	3.3,5 V	3.3,5 V	-
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-
Sampling rate	500 MHz	500 MHz	500 MHz	550 MHz	-
Sample and hold/Track and hold	TRACK	TRACK	TRACK	TRACK	-
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	1.2 mm	-
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	-
surface mount	YES	YES	YES	YES	-
technology	BIPOLAR	BIPOLAR	BIPOLAR	BIPOLAR	-
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	-
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	-
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	-
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm	-
Terminal location	QUAD	QUAD	QUAD	QUAD	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
width	12 mm	12 mm	12 mm	12 mm	-
Brand Name	-	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Factory Lead Time	-	1 week	1 week	1 week	-
Base Number Matches	-	1	1	1	-

Recommended Resources

Relay power saving circuit 5a

Outdoor lighting automatic control circuit schematic diagram

Simple emergency light circuit

Frequency multiplier circuit

Constant current battery charger circuit

Driving a light-emitting diode with a basic monostable circuit

Corelinks SinA33 development board virtual machine compiles QT and Linux: Compile QT Enter the path where the QT source code is located and run build.sh directly. In addition, you can modify the QT configuration options in build.sh according to your needs. cd /root/work/sin...; babyking Embedded System

FPGA Timing Optimization Issues: I'm asking for help from everyone. I recently wrote a program to collect data through FPGA. First, the DSP receives the instruction, and then the FPGA configures the sampling clock and other condition...; lazyduck FPGA/CPLD

How to switch the range of digital AC millivoltmeter?: Make a digital AC millivoltmeter, 0-20V, 100HZ-1Mhz.How to automatically switch the voltage range and identify different frequencies? ? ? ? Please give me some advice....; mdq123 Analogue and Mixed Signal

Power Technology Application 7 articles: Power Technology Application 7 articles...; feifei Power technology

1. Material unpacking and data link arrangement: 1. Material unpacking and data link arrangement Thanks to EEWORLD and Digi-Key Electronics for providing the innovative design competition platform. I received the competition materials yesterday, but...; sonicfirr DigiKey Technology Zone

Do I need to connect a crystal oscillator to the C2000 development board? How big should it be?: Do I need to connect a crystal oscillator to the c2000 development board? How big should it be? I'm a beginner and just started learning... Please give me some advice....; xjjxjj897 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components