EEWORLDEEWORLDEEWORLD

Part Number

Search

GUS-SS8B-03-5601-GF

Description
Array/Network Resistor, Bussed, Tantalum Nitride/nickel Chrome, 0.05W, 5600ohm, 100V, 2% +/-Tol, -25,25ppm/Cel, 3915,
CategoryPassive components    The resistor   
File Size277KB,4 Pages
ManufacturerTT Electronics plc
Websitehttp://www.ttelectronics.com/
Download Datasheet Parametric View All

GUS-SS8B-03-5601-GF Overview

Array/Network Resistor, Bussed, Tantalum Nitride/nickel Chrome, 0.05W, 5600ohm, 100V, 2% +/-Tol, -25,25ppm/Cel, 3915,

GUS-SS8B-03-5601-GF Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid799435468
package instructionSMT, 3915
Reach Compliance Codecompliant
ECCN codeEAR99
structureMiniature
JESD-609 codee0
Network TypeBussed
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height1.626 mm
Package length9.906 mm
Package formSMT
Package width3.886 mm
method of packingTR
Rated power dissipation(P)0.05 W
resistance5600 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesSOIC
size code3915
technologyTANTALUM NITRIDE/NICKEL CHROME
Temperature Coefficient-25,25 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Tolerance2%
Operating Voltage100 V
Surface Mount SOIC
Resistor Networks
SOIC Series
Tested for COTS applications
Both narrow and wide body versions available
Standard JEDEC 8, 14, 16, and 20 pin packages
Ultra-stable TaNSil
®
resistors on silicon substrates
RoHS compliant and Sn/Pb terminations available
IRC’s TaNSil
®
SOIC resistor networks are the perfect solution for high volume applications that demand a small
wiring board footprint. The .050" lead spacing provides higher lead density, increased component count,
lower resistor cost, and high reliability.
The tantalum nitride film system on silicon provides precision tolerance, exceptional TCR tracking, low cost
and miniature package. Excellent performance in harsh, humid environments is a trademark of IRC’s self-pas-
sivating TaNSil
®
resistor film.
The SOIC series is ideally suited for the latest surface mount assembly techniques and each lead can be
100% visually inspected. The compliant gull wing leads relieve thermal expansion and contraction stresses
created by soldering and temperature excursions.
For applications requiring high performance resistor networks in a low cost, surface mount package, specify
IRC SOIC resistor networks.
Electrical Data
Resistance Range
Absolute Tolerance
Ratio Tolerance to R1
Absolute TCR
Tracking TCR
Element Power Rating @ 70°C
Isolated Schematic
Bussed Schematic
Power Rating @ 70°C
SOIC-N Package
Power Rating @ 70°C
SOIC-W Package
Rated Operating Voltage
________________
Operating Temperature
Noise
(not to exceed
Power X Resistance)
10
250KΩ
To ±0.1%
To ±0.05%
To ±25ppm/°C
To ±5ppm/°C
100mW
50mW
8-Pin
14-Pin
16-Pin
16-Pin
20-Pin
400mW
700mW
800mW
1.2W
1.5W
Environmental Data
Test Per
MIL-PRF-83401
Thermal Shock
Power
Conditioning
High Temperature
Exposure
Short-time
Overload
Low Temperature
Storage
Life
Typical
Delta R
±0.02%
±0.03%
±0.03%
±0.02%
±0.03%
±0.05%
Max
Delta R
±0.1%
±0.1%
±0.05%
±0.05%
±0.05%
±2.0%
100 Volts
-55°C to +125°C
<-30dB
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s own data and is considered accurate at time of going to print.
© IRC Advanced Film Division
• 4222 South Staples Street • Corpus Christi Texas 78411 USA
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
SOIC Series Issue January 2009 Sheet 1 of 4
IC Packaging Terminology Explained
IC Packaging Terminology Explained...
feifei PCB Design
[FPGA Problem Discussion] Multiple serial ports input data to FPGA, parsing is unstable
At present, the FPGA program parses and processes the signals of multiple external serial ports. At present, there is a problem that the parsed data always has random errors on the port. Normally, we ...
eeleader FPGA/CPLD
About the address problem of PievectTablelnit
I would like to ask you, why is there a statement for(i=0; i128; i++) *Dest++ = *Source++; in the following program? What is its function? void InitPieVectTable(void) { int16 i; Uint32 *Source = (void...
qlb Microcontroller MCU
CC (code composer) c5x/c20x software TMS320BC51PQ57 chip
I heard from a friend that CC (code composer) supports c5x/c20x. The CC software supports debugging TMS320BC51PQ57 chip. Which one has this version of software? In addition, does TMS320BC51PQ57 suppor...
lflanjian Wireless Connectivity
How can I convert the generated BSP into a downloadable format and then download it to the target board?
How to convert the generated bsp into a downloadable format and then download it to the target board? ppc860+vxworks5.4+tornado2.0 Can you tell me the detailed process? Thank you!...
anan Real-time operating system RTOS
【Altera SoC Experience Tour】+ How to say goodbye properly
I was planning to drive a camera module, but I couldn't debug it successfully after a long time. The OV9655 module was left over from the Qingke event. The event was about to end, so I planned to work...
908508455a FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1087  1288  1194  2577  2252  22  26  25  52  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号