EEWORLDEEWORLDEEWORLD

Part Number

Search

74HC595PW-Q100

Description
HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16
Categorylogic    logic   
File Size237KB,24 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74HC595PW-Q100 Overview

HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16

74HC595PW-Q100 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeTSSOP
package instruction4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16
Contacts16
Reach Compliance Codeunknow
Counting directionRIGHT
seriesHC/UH
JESD-30 codeR-PDSO-G16
JESD-609 codee4
length5 mm
Logic integrated circuit typeSERIAL IN PARALLEL OUT
Humidity sensitivity level1
Number of digits8
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)240 ns
Filter levelAEC-Q100
Maximum seat height1.1 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNICKEL PALLADIUM GOLD
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
Trigger typePOSITIVE EDGE
width4.4 mm
minfmax24 MHz
Base Number Matches1
74HC595-Q100; 74HCT595-Q100
8-bit serial-in, serial or parallel-out shift register with output
latches; 3-state
Rev. 2 — 10 April 2013
Product data sheet
1. General description
The 74HC595-Q100; 74HCT595-Q100 are high-speed Si-gate CMOS devices and are pin
compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with
JEDEC standard No. 7A.
The 74HC595-Q100; 74HCT595-Q100 are 8-stage serial shift registers with a storage
register and 3-state outputs. The registers have separate clocks. Data is shifted on the
positive-going transitions of the shift register clock input (SHCP). The data in each register
is transferred to the storage register on a positive-going transition of the storage register
clock input (STCP). If both clocks are connected together, the shift register is always one
clock pulse ahead of the storage register.
The shift register has a serial input (DS) and a serial standard output (Q7S) for cascading.
It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The
storage register has 8 parallel 3-state bus driver outputs. Data in the storage register
appears at the output whenever the output enable input (OE) is LOW.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from
40 C
to +85
C
and from
40 C
to +125
C
8-bit serial input
8-bit serial or parallel output
Storage register with 3-state outputs
Shift register with direct clear
100 MHz (typical) shift out frequency
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0
)
Multiple package options
3. Applications
Serial-to-parallel data conversion
Remote control holding register

74HC595PW-Q100 Related Products

74HC595PW-Q100 74HC595BQ-Q100 74HC595D-Q100 74HCT595BQ-Q100 74HCT595D-Q100 74HC595DB-Q100 74HCT595DB-Q100 74HCT595PW-Q100
Description HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 HCT SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 HCT SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to
Maker NXP NXP NXP NXP NXP NXP NXP NXP
Parts packaging code TSSOP QFN SOIC QFN SOIC SSOP SSOP TSSOP
package instruction 4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16 2.50 X 3.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT763-1, DHVQFN-16 SOP, 2.50 X 3.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT763-1, DHVQFN-16 3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16 5.30 MM, PLASTIC, MO-150, SOT338-1, SSOP-16 SSOP, SSOP16,.3 4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16
Contacts 16 16 16 16 16 16 16 16
Reach Compliance Code unknow unknow unknow unknow unknow unknow compliant unknow
Counting direction RIGHT RIGHT RIGHT RIGHT RIGHT RIGHT RIGHT RIGHT
series HC/UH HC/UH HC/UH HCT HCT HC/UH HCT HCT
JESD-30 code R-PDSO-G16 R-PQCC-N16 R-PDSO-G16 R-PQCC-N16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16
length 5 mm 3.5 mm 9.9 mm 3.5 mm 9.9 mm 6.2 mm 6.2 mm 5 mm
Logic integrated circuit type SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT
Humidity sensitivity level 1 1 1 1 1 1 1 1
Number of digits 8 8 8 8 8 8 8 8
Number of functions 1 1 1 1 1 1 1 1
Number of terminals 16 16 16 16 16 16 16 16
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP HVQCCN SOP HVQCCN SOP SSOP SSOP TSSOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE SMALL OUTLINE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE SMALL OUTLINE SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd) 240 ns 240 ns 240 ns 63 ns 63 ns 240 ns 63 ns 63 ns
Filter level AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100
Maximum seat height 1.1 mm 1 mm 1.75 mm 1 mm 1.75 mm 2 mm 2 mm 1.1 mm
Maximum supply voltage (Vsup) 6 V 6 V 6 V 5.5 V 5.5 V 6 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 2 V 2 V 2 V 4.5 V 4.5 V 2 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal form GULL WING NO LEAD GULL WING NO LEAD GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 0.5 mm 1.27 mm 0.5 mm 1.27 mm 0.65 mm 0.65 mm 0.65 mm
Terminal location DUAL QUAD DUAL QUAD DUAL DUAL DUAL DUAL
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 4.4 mm 2.5 mm 3.9 mm 2.5 mm 3.9 mm 5.3 mm 5.3 mm 4.4 mm
minfmax 24 MHz 24 MHz 24 MHz 20 MHz 20 MHz 24 MHz 20 MHz 20 MHz
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260 - 260
Maximum time at peak reflow temperature 30 30 30 30 30 30 - 30
Base Number Matches 1 1 - 1 1 1 1 1
Two new generators
New sewer generatorA college student was inspired by a hydroelectric power station and designed and invented this hydroelectric generator. This generator is installed on the vertical sewer in the buil...
xyh_521 Creative Market
To simulate or not to simulate, that is the question
[align=left][color=#000] Author: [color=rgb(98, 98, 98)]Art Kay[/color][/color][/align][align=left][color=000] There is a long-standing debate about the use, or overuse, of [color=rgb(205, 23, 31)]SPI...
qwqwqw2088 Analogue and Mixed Signal
Don’t worry about chip coins: Instead of envying the fish in the river, it is better to go home and build a net
In the forum, I often see some new friends feeling sad because they cannot download paid apps because they do not have Chip Coins. I just saw a post about an LCD1602 display based on 89C51 and other p...
辛昕 51mcu
EEWORLD University: How to use GaN to design reliable, high-density power solutions
How to design reliable, high-density power solutions using GaN : https://training.eeworld.com.cn/course/4936...
hi5 Talking
[Sipeed LicheeRV 86 Panel Review] Four Debian Python+Tk Calculators
[i=s]This post was last edited by damiaa on 2022-4-6 08:43[/i][Sipeed LicheeRV 86 Panel Review] Write a calculator using Debian Python+Tk 1. Upgrade LicheeRV 86 debian first (the operation can be done...
damiaa Domestic Chip Exchange
The relationship between LoraWAN, LPWAN and Lora
The relationship between LPWAN and LoraWAN LPWAN or LPN, the full name is LowPower Wide Area Network or LowPower Network, refers to a wireless network. This wireless network emphasizes low power consu...
Jacktang Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1  2232  1753  470  210  1  45  36  10  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号