EEWORLDEEWORLDEEWORLD

Part Number

Search

2516P29TL14

Description
Board Connector, 29 Contact(s), 1 Row(s), Male, Straight, 0.098 inch Pitch, Wire Wrap Terminal, Natural Insulator, Receptacle
CategoryThe connector    The connector   
File Size156KB,2 Pages
ManufacturerLeoco USA Corp
Websitehttp://www.leoco.com.tw
Download Datasheet Parametric View All

2516P29TL14 Overview

Board Connector, 29 Contact(s), 1 Row(s), Male, Straight, 0.098 inch Pitch, Wire Wrap Terminal, Natural Insulator, Receptacle

2516P29TL14 Parametric

Parameter NameAttribute value
Objectid1162312868
Reach Compliance Codeunknown
ECCN codeEAR99
Other features0.000 INCHES MATING LENGTH
body width0.098 inch
subject depth0.098 inch
body length2.848 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN ON NI
Contact completed and terminatedTIN OVER NICKEL
Contact point genderMALE
Contact materialBRASS
contact modeRECTANGULAR
Contact resistance40 mΩ
Contact styleSQ PIN-SKT
Dielectric withstand voltage500VAC V
Insulation resistance500000000 Ω
Insulator colorNATURAL
insulator materialGLASS FILLED POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number2516P
Plug contact pitch0.098 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number1
Number of rows loaded1
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PCB contact patternRECTANGULAR
Plating thickness100u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.602 inch
Terminal pitch2.4892 mm
Termination typeWIRE WRAP
Total number of contacts29
【Design Tools】xilinx_JTAG
...
常见泽1 FPGA/CPLD
KEYENCE Fiber Optic Sensor Disassembly
[i=s]This post was last edited by littleshrimp on 2022-10-23 09:34[/i]What we are going to disassemble this time is a set of Keyence fiber optic sensor combination, which includes a FS-V1 with a scree...
littleshrimp Sensor
ED0
I recently found a Terasic ED0 development board in the lab. It looks quite new. I have hardly used it, so I think I found a treasure in the lab :). However, there was no CD with the information, so I...
luooove FPGA/CPLD
[Picture] The most powerful supernatural photo in history
This photo, taken in 1916, shows the soul of a dying person leaving his body...
SuperStar515 Talking
FPGA Simplified Design Method Case 4 [12401003385]
[b][font=宋体]Classic cases of minimalist design method[/font]4[/b][align=left] [/align][align=left][font=宋体]Case[/font]4.When receiving en=1, dout generates a high level pulse of 2 clock cycles after 1...
guyu_1 FPGA/CPLD
11 classic software filtering algorithms and their waveform effects (with C language program)
Classic software data filtering algorithm (C language program attached on the back page) Note: (the red lines in the image are all filtered) 1. Limiting filtering method (also known as program judgmen...
bqgup Creative Market

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1375  1687  2823  1111  1529  28  34  57  23  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号