KS8803B
10/15 CH PLL
INTRODUCTION
16-DIP-300A
The KS8803B/4B are designed to select 10/15 channels
of cordlss phone of which frequency band is 46/49MHz.
It has reference frequency generator, programmable divid-
er for transmit and receive section and phase detector.
16-SOP-225
FEATURES
•
10 Channels selectable : KS8803B
(both transmit/receive)
•
15 Channels selectable : KS8804B
(both transmit/receive)
•
Include oscillation circuit with external x-tal
(10.24MHz)
•
5KHz output for guard tone
•
Unlock detector
(phase difference more than 6.25us)
•
Stand-by function for power saving
ORDERING INFORMATION
Device
KS8803B
KS8803BD
Package
16-DIP-300A
16-SOP-225
Operating Temperature
- 30°C ~ + 75°C
BLOCK DIAGRAM
V
DD
V
S S
15
12
+
V
DD
OSC IN
16
1
11
PHASE
DETECTOR (Tx)
4
REFERENCE
DIVIDER
F1
OSC OUT
PDT
PHASE
DETECTOR (Rx)
13
PDR
TIF
9
PROGRAMMABLE
DIVIDER (Tx)
PR OGRAMMABLE
DIVIDER (Rx)
14
+
RIF
DECODER
UNLOCK
DETECTOR
10
LDT
3
SB
5
D0
6
D1
7
D2
8
2
D3 MODE
KS8803B
10/15 CH PLL
PIN CONFIGURATION
OSC OUT
1
2
3
4
KS8803B
5
6
7
8
16
15
14
13
12
11
10
9
OSC IN
MODE
V
DD
SB
RIF
F1
PDR
D0
V
S S
PDT
D1
D2
LDT
D3
TIF
PIN DESCRIPTION
Pin No
Symbol
Description
•This
output generates reference frequency
1
OSC OUT
when it is connected to Pin 16 with external
OSC of which frequency is 10.24MHz
•
Base/Remote Unit Selection Pin
2
MODE
“High” : Base Unit
“Low” : Remote Unit
•
Stand-by pin
•
This input controls Tx PLL for reducing
3
SB
the power dissipation
“High” : Normal operation
“Low” : Stand-by
4
5
6
7
8
F1
D0
D1
D2
D3
•
Input to programmable divider of Tx
9
TIF
•
AC coupling with VCO
•
In case of lager signal, It needs DC-coupling
•
Min. input voltage is 0.1Vrms
10
LDT
•
Unlocked signal out pin
(see output charateristics)
•
5KHz output
•
Channel selection pins
•
The Combinations of these inputs select
one channel among the 10/15 channels
KS8803B
10/15 CH PLL
PIN DESCRIPTION
Pin No
Symbol
•
Phase detector output for Tx
11
PDT
•
PDT detects the phase error from Tx PLL
and its output is connected to external low
pass filter
12
V
SS
•
This pin is negative supply of the IC.
•
It usually grounded
•
Phase detector output for Rx
13
PDR
•
PDR detects the phase error from Rx PLL
and its output is connected to external low
pass filter
•
Input of programmable divider for Rx.
•
AC coupling with VCO
14
RIF
•
In case of lager signal (standard CMOS
logic), it needs DC coupling
•
Min. input voltage is 0.1Vrms
•
This pin is positive supply of the IC
15
V
DD
•
Its reference is V
SS
, and normally
+ 3.0V ~ + 5.5V more positive than V
SS
•
X-TAL osc connection pin
16
OSC IN
•
This input generates the reference frequency
when it is connected to pin 1 with external
osc
Description
KS8803B
ABSOLUTE MAXIMUM RATING ES
Characteristic
Supply voltage
Input Voltage
Power Dissipation
Operating Temperature
Storage Temperature
10/15 CH PLL
(Ta = 25°C)
Value
- 0.5 ~ 6.0
- 0.3 ~ V
DD
+ 0.5
350
- 30 ~ + 75
- 40 ~ + 125
Unit
V
V
mW
°C
°C
Symbol
V
DD
V
I
P
D
T
OPR
T
STG
ELECTRICAL CHARACTERISTICS
Characterostoc
Supply Voltage
Symbol
V
DD
V
IH1
Input Voltage
V
IL1
V
IH2
V
IL2
f
I1
Input Frequency
f
l2
f
I3
V
I(AMP)1
Input Amplitude
V
I(AMP)2
V
I(AMP)3
I
IH
Input Current
I
IL
(Ta = 25°C, V
DD
= 5V, unless otherwise specitied)
Test Conditions
-
D0 - D3, SB
D0 - D3, SB
MODE
MODE
V
TIF
= 0.15Vrms
V
RIF
= 0.15Vrms
OSC
IN
= 0.3Vrms
f
TIF
= 52MHz
f
RIF
= 42MHz
OSC
IN
= 11MHz
V
IN
= V
DD
V
IN
= V
SS
Min
3
0.7V
DD
-
0.9V
DD
-
10
30
5
0.1
0.1
0.3
-
-
Typ
-
-
-
-
-
-
-
10.24
-
-
-
-
-
Max
5.5
V
DD
0.3V
DD
V
DD
0.1V
DD
52
42
11
0.3V
DD
0.3V
DD
0.3V
DD
40
40
Unit
V
V
V
V
V
MHz
MHz
MHz
Vrms
Vrms
Vrms
µA
µA
KS8803B
10/15 CH PLL
ELECTRICAL CHARACTERISTICS
Characteristic
Symbol
V
OH1
Output Voltage
V
OL1
V
OH2
V
OL2
Output OFF Leakage
Current
Stand-by Current
I
LKG1
I
LKG2
I
SB1
I
SB2
I
DD1
Operating Current
I
DD2
(Ta = 25°C, V
DD
= 5V, unless otherwise specified)
Test Conditions
PDT, RDR : I
O
= 0.5mA
PDT, RDR : I
O
= 0.5mA
LDT : I
O
= 1mA
F1 : I
O
= 1mA
PDT, PDR : V
O
= V
DD
/V
SS
LDT : V
O
= V
SS
V
DD
= 3V (Note 2)
V
DD
= 3V (Note 2)
V
DD
= 3V (Note 1)
V
DD
= 5V (Note 1)
Min
V
DD
-1.0
-
V
DD
-1.0
-
-
-
-
3.5
-
-
Typ
-
-
-
-
0.01
-
1.0
4.0
2.0
6.0
Max
-
1.0
-
1.0
1.0
5.0
2.0
-
3.0
7.0
Unit
V
V
V
V
µA
µA
mA
mA
mA
mA
•
NOTE 1) OSC
IN
TIF
RlF
MODE
•
NOTE 2) OSC
IN
TlF
RIF
MODE
: 10.24MHz X-tal Connection
: 27MHz 150mVrms
: 42MHz 150mVrrns
: V
DD
, SB = V
DD
, others are opened
: 10.24MHz X-tal Connection
: 27MHz 150rnVrms
: 42MHz 150mVrms
: V
DD
, SB = V
SS
, others are opened
•
Capacitor more than 2000pF should be connected between V
DD
& V
SS
京公网安备 11010802033920号
EEWORLD
