EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5345

Description
10-CHANNEL, ANY-FREQUENCY, ANY-OUTPUT JITTER ATTENUATOR/CLOCK MULTIPLIER
File Size1MB,62 Pages
ManufacturerSILABS
Websitehttp://www.silabs.com
Download Datasheet Compare View All

SI5345 Overview

10-CHANNEL, ANY-FREQUENCY, ANY-OUTPUT JITTER ATTENUATOR/CLOCK MULTIPLIER

S i5345/44/4 2
10 -C
H A N N E L
, A
N Y
- F
R E Q U E N C Y
, A
N Y
-O
U T P U T
J
I T T E R
A
T T E N U A T O R
/ C
L O C K
M
U L T I P L I E R
Features
Generates any combination of output
Optional zero delay mode
frequencies from any input frequency
Fastlock feature for low nominal
Input frequency range:
bandwidths

Differential: 8 kHz to 750 MHz
Glitchless on the fly output frequency

LVCMOS: 8 kHz to 250 MHz
changes
Output frequency range:
DCO mode: as low as 0.001 ppb steps.

Differential: up to 712.5 MHz
Core voltage

LVCMOS: up to 250 MHz

V
DD
: 1.8 V ±5%
Ultra-low jitter:

V
DDA
: 3.3 V ±5%
<100 fs typ (12 kHz–20 MHz)
Independent output clock supply pins:
Programmable jitter attenuation
3.3 V, 2.5 V, or 1.8 V
bandwidth from 0.1 Hz to 4 kHz
Output-output skew: 20 ps typ
Meets G.8262 EEC Opt 1, 2 (SyncE)
Serial interface: I
2
C or SPI
Highly configurable outputs compatible
In-circuit programmable with
with LVDS, LVPECL, LVCMOS, CML,
non-volatile OTP memory
and HCSL with programmable signal
ClockBuilder Pro
TM
software simplifies
amplitude
device configuration
Status monitoring (LOS, OOF, LOL)
Hitless input clock switching: automatic
Si5345: 4 input, 10 output, 64 QFN
Si5344: 4 input, 4 output, 44 QFN
or manual
Si5342: 4 input, 2 output, 44 QFN
Locks to gapped clock inputs
Temperature range: –40 to +85 °C
Automatic free-run and holdover
Pb-free, RoHS-6 compliant
modes
Ordering Information:
See section 8
Functional Block Diagram
Device Selector Guide
Grade
Si534fA
Si534fB
Si534fC
Si534fD
Max Output Frequency
712.5 MHz
350 MHz
712.5 MHz
350 MHz
Frequency Synthesis Modes
Integer+Fractional
Integer+Fractional
Integer
Integer
Applications
OTN Muxponders and Transponders
10/40/100G networking line cards
GbE/10GbE/100GbE Synchronous
Ethernet (ITU-T G.8262)
Carrier Ethernet switches
SONET/SDH Line Cards
Broadcast video
Test and measurement
ITU-T G.8262 (SyncE) Compliant
Description
These jitter attenuating clock multipliers combine fourth-generation DSPLL and
MultiSynth™ technologies to enable any-frequency clock generation and jitter
attenuation for applications requiring the highest level of jitter performance. These
devices are programmable via a serial interface with in-circuit programmable non-
volatile memory (NVM) so they always power up with a known frequency configuration.
They support free-run, synchronous, and holdover modes of operation, and offer both
automatic and manual input clock switching. The loop filter is fully integrated on-chip,
eliminating the risk of noise coupling associated with discrete solutions. Further, the
jitter attenuation bandwidth is digitally programmable, providing jitter performance
optimization at the application level. Programming the Si5345/44/42 is easy with Silicon
Labs’
ClockBuilder Pro
software. Factory preprogrammed devices are also available.
Rev. 1.0 7/15
Copyright © 2015 by Silicon Laboratories
Si5345/44/42

SI5345 Related Products

SI5345 SI5342 SI5344
Description 10-CHANNEL, ANY-FREQUENCY, ANY-OUTPUT JITTER ATTENUATOR/CLOCK MULTIPLIER 10-CHANNEL, ANY-FREQUENCY, ANY-OUTPUT JITTER ATTENUATOR/CLOCK MULTIPLIER 10-CHANNEL, ANY-FREQUENCY, ANY-OUTPUT JITTER ATTENUATOR/CLOCK MULTIPLIER
It's Chinese New Year, and I seem to have learned this skill? Please teach me!
It's Chinese New Year, I think I learned this skill? Please teach me!...
qwqwqw2088 Talking
UT33D multimeter disassembly for 25 yuan with free shipping
Yesterday I received a UT33D multimeter for 25 yuan with free shipping and three gifts. Today I disassembled it to check its workmanship.All the items received, including the crocodile clips, LED emer...
眼大5子 Making friends through disassembly
Application of PLC and inverter in automatic tread cutting system
The working process of the tread cutting system is introduced in detail, as well as the determination of control variables, the selection of main components and the design diagram of some control circ...
frozenviolet Industrial Control Electronics
[LSM6DSOX Finite State Machine Example Learning Part 2] -- Finite State Machine Programming and Usage Methods
The previous chapter talked about what the finite state machine model is and the characteristics of the FSM of LSM6DSOX .In this chapter, I will introduce each module from the FSM programming module t...
justd0 ST MEMS Sensor Creative Design Competition
FPGA Implementation of DMA Transfer Mode of PCI Interface
...
至芯科技FPGA大牛 FPGA/CPLD
A vehicle wheel speed signal conditioning circuit
The above figure is a wheel speed signal conditioning circuit. By adjusting the adjustable resistor RS, different sensor signals can be collected. There are a few points that are unclear. I hope someo...
yutianku Automotive Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1041  292  1402  1322  1847  21  6  29  27  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号