Series 55 Universal Zero-Insertion-Force
DIP Test Socket
FEATURES
• Accepts Devices on 0.300 to 0.600 [7.62 to 15.24] Centers
• All Pin Count Sockets go into PCB with either 0.300 or 0.600 [7.62 or 15.24] Centers
• Contacts Normally-closed to Eliminate Dependence on Plastic to Sustain Contact Integrity
• Socket Handle Configured with Closed Contacts (on) when in the Up or Down Position, and
Mounted on the Right- or Left-hand Side
• Sockets may be Soldered into PCBs or Plugged into Any Socket or Receptacle
GENERAL SPECIFICATIONS
•
SOCKET BODY: Black UL 94V-0 glass-filled Polyphenylene Sulfide (PPS)
ORDERING INFORMATION
•
HANDLE: Stainless Steel
•
HANDLE KNOB: Brass 360, 1/2-hard
XX-X55X-X X
•
CONTACTS: BeCu 172 per QQ-C-533 –OR– Spinodal Alloy
Plating
•
CONTACT PLATING: 50μ [1.27μ] min. Ni under-plate per QQ-N-290, over-plated with either
0 = Sn over Ni
200μ [5.08μ] min. matte Sn per ASTM B545-97 –OR– 50μ [1.27μm] NiB
0TL = Sn/Pb over Ni
•
CONTACT CURRENT RATING: 1 amp
1 = Au over Ni
•
INSULATION RESISTANCE:
1000 MΩ min.
6 = NiB (Spinodal only)
•
DIELECTRIC WITHSTANDING VOLTAGE: 1000 VAC
Termination
•
LIFE CYCLE: 25,000 to 50,000 cycles
1 = Solder Pin Tail
•
OPERATING TEMPERATURE: 221°F [105°C] Sn plating; 302°F [150°C] Au plating; 392°F
Handle Options
[200°C] NiB plating
1 = Left up is closed
•
RETENTION FORCE (closed): 55g/pin based on a 0.020 [0.51] dia. test lead
2 = Right up is closed
3 = Left down is closed
•
ACCEPTS LEADS: 0.015-0.045 [0.38-1.14] wide, 0.110-0.280 [2.79-7.11] long
4 = Right down is closed (std)
Row-to-Row Spacing (btm)
3 = 0.300 [7.62]
6 = 0.600 [15.24]
No. of Pins
24, 28, 32, 36, 40, 42, 44, 48
MOUNTING CONSIDERATIONS
• See Socket Footprint
ALL DIMENSIONS: INCHES [MILLIMETERS]
ALL TOLERANCES: ±0.005 [0.13] UNLESS OTHERWISE SPECIFIED
FOR TEST SOCKET RECEPTACLES, SEE DATA SHEET 10003
DO NOT USE THIS SOCKET IN A BURN-IN OVEN WITH CONTACTS IN OPEN
POSITION, AS IT WILL DAMAGE THE SOCKET
CONSULT FACTORY FOR OTHER SIZES AND CONFIGURATIONS
CUSTOMIZATION: ARIES SPECIALIZES IN CUSTOM DESIGN AND PRODUCTION.
SPECIAL MATERIALS, PLATINGS, SIZES, AND CONFIGURATIONS CAN BE
FURNISHED, DEPENDING ON QUANTITY.
ARIES RESERVES THE RIGHT TO CHANGE PRODUCT GENERAL SPECIFICATIONS
WITHOUT NOTICE
PRINTOUTS OF THIS DOCUMENT MAY BE OUT-OF-DATE AND SHOULD BE
CONSIDERED UNCONTROLLED
2609 Bartram Road
•
Bristol, PA 19007-6810 USA
TEL 215-781-9956
•
FAX 215-781-9845
WWW.ARIESELEC.COM
•
INFO@ARIESELEC.COM
10001
Rev. 1.7
1 of 1
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
