EQRM22B1H-21.250MTR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> EQRM22B1H-21.250MTR

EQRM22B1H-21.250MTR: DescriptionCRYSTAL OSCILLATOR, CLOCK, LVPECL OUTPUT; CategoryPassive components oscillator; File Size951KB，13 Pages; ManufacturerECLIPTEK; Websitehttp://www.ecliptek.com; Environmental Compliance

Download Datasheet Parametric View All

EQRM22B1H-21.250MTR Overview

CRYSTAL OSCILLATOR, CLOCK, LVPECL OUTPUT

EQRM22B1H-21.250MTR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7040202630
Reach Compliance Code	compliant
Other features	ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR, 7 INCH
maximum descent time	0.3 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Nominal operating frequency	21.25 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	LVPECL
Output load	50 OHM
physical size	5.0mm x 3.2mm x 1.3mm
longest rise time	0.3 ns
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	60/40 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Ecliptek | EQRM22 Series Oscillator

http://www.ecliptek.com/oscillators/EQRM22/

Log On

| 714-433-1200 |

Email Customer Support

Home

Products

Quick Quote

My Parts List

Site Map

EQRM22 Series Oscillator

Quartz Crystal Clock Oscillators XO (SPXO) LVPECL (PECL) 2.5Vdc 6 Pad 3.2mm x 5.0mm Ceramic Surface Mount (SMD)

2011/65 +

2015/863

168 SVHC

Revision B 01/28/2015

Electrical Specifications

Nominal Frequency

10.000MHz to 625.000MHz

Some frequencies within this range may not be available.

Frequency Tolerance/Stability

Inclusive of all conditions: Calibration Tolerance (at 25°C), Frequency

Stability over the Operating Temperature Range, Supply Voltage

Change and Output Load Change

±100ppm Maximum

±50ppm Maximum

±25ppm Maximum

±20ppm Maximum

0°C to +70°C

-20°C to +70°C

-40°C to +85°C

-40°C to +105°C

-40°C to +125°C

±2ppm Maximum First Year, ±10ppm/10 Years Maximum

2.5V

±5%

75mA Maximum

-1.025V

Minimum, 1.6V

Typical, Vdd-0.6V

Maximum

-1.85V

Minimum, 0.8V

Typical, Vdd-1.62V

Maximum

Measured at 50% of Waveform

50 ±10(%)

50 ±5(%)

Measured at 20% to 80% of Waveform

300pSec Maximum

50 Ohms into V

-2V

LVPECL

Click to Open Phase Noise Table

Output Enable (OE)

90% of V

Minimum or No Connect to Enable Output and

Complementary Output

10% of V

Maximum to Disable Output and Complementary Output

(High Impedance)

100nSec Maximum

50nSec Maximum

Operating Temperature Range

Aging at 25°C

Supply Voltage

Input Current

Output Voltage Logic High (V

)

Output Voltage Logic Low (V

)

Duty Cycle

Rise Time/Fall Time

Load Drive Capability

Output Logic Type

Phase Noise

Output Control Function

Output Control Input Voltage Logic High

(Vih)

Output Control Input Voltage Logic Low

(Vil)

Output Enable Time

Output Disable Time

1 of 13

28-Jan-2016 2:27 PM

Recommended Resources

Wiring b when leakage protector in TT system supplies single-phase load

Wanbao YBR4-6, YBR4-6A hot and cold water dispenser circuit diagram 2 (improved type)

Broadband hysteresis multivibrator circuit diagram

AC 220v-DC 5v/10A switching power supply

Thyristor phase failure protection circuit

Computer motherboard circuit diagram 440GX_18

Data Analysis of the National Undergraduate Electronic Design Competition: Data Analysis of the National Undergraduate Electronic Design Competition...; 电子-------- Analog electronics

[Urgent help] Problems encountered when simulating Xilinx Cordic IP core: C_SHIFT_RAM_V7_0 # Loading D:\X\ISE\verilog\mti_se\XilinxCoreLib_ver.C_ADDSUB_V7_0 # Loading D:\X\ISE\verilog\mti_se\XilinxCoreLib_ver.C_MUX_BIT_V7_0 # Loading D:\X\ISE\verilog\mti_se\unisims_ver.LUT4...; cz4811674 FPGA/CPLD

A novice question about CONFIG.BIB: IF IMGFLASH ! IF BSP_EP931X_COPY_FLASH_TO_RAM ! ;********************************************************************** ; ; Boot from RAM ; ;***********************************************************...; liu666 Embedded System

About nios ii learning: I just started learning NIO II and found that I didn't know where to start. The key is the C language programming of NIO II. Although there are many tutorials on the Internet, there are not many that ...; 陈停龙 FPGA/CPLD

Altera Reference Design - 10Gbps Ethernet Hardware Demonstration Reference Design: The reference designs demonstrate wire-speed operation of the Altera 10-Gbps Ethernet (10GbE) reference design component described in AN516:10-Gbps Ethernet Reference Design;one using Arria II GX devi...; xiaoxin1 FPGA/CPLD

Graphics card cooling solution: About heat dissipation design of electronic products There are many mature design solutions for heat dissipation design in electronic equipment with larger space, which will not be elaborated here. Wi...; 深圳市圳之星 DIY/Open Source Hardware

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components