BU-65171S2-290 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65171S2-290

BU-65171S2-290: DescriptionSerial IO/Communication Controller, 2 Channel(s), 0.125MBps, CMOS, CDIP70, 1.900 INCH, CERAMIC, DIP-70; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，47 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65171S2-290 Overview

Serial IO/Communication Controller, 2 Channel(s), 0.125MBps, CMOS, CDIP70, 1.900 INCH, CERAMIC, DIP-70

BU-65171S2-290 Parametric

Parameter Name	Attribute value
Objectid	1154993169
Parts packaging code	PGA
package instruction	DIP, SPGA70,7X35MOD
Contacts	70
Reach Compliance Code	compliant
Other features	LG-MAX
Address bus width	16
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL STD 1553A; MIL STD 1553B; MIL STD 1760; MCAIR; STANAG-3838
Data encoding/decoding methods	NRZ; BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-CDIP-T70
JESD-609 code	e4
length	48.26 mm
low power mode	YES
Number of serial I/Os	2
Number of terminals	70
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	SPGA70,7X35MOD
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5,-12 V
Certification status	Not Qualified
Maximum seat height	4.19 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	GOLD OVER NICKEL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	22.86 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BU-65170/61580 AND BU-61585

MIL-STD-1553A/B NOTICE 2 RT

AND BC/RT/MT, ADVANCED

COMMUNICATION ENGINE (ACE)

Make sure the next

Card you purchase

has...

FEATURES

•

Fully Integrated MIL-STD-1553

Interface Terminal

•

Flexible Processor/Memory Interface

•

Standard 4K x 16 RAM and Optional

12K x 16 or 8K x 17 RAM Available

•

Optional RAM Parity Generation/

Checking

•

Automatic BC Retries

•

Programmable BC Gap Times

•

BC Frame Auto-Repeat

•

Flexible RT Data Buffering

•

Programmable

Illegalization

•

Selective Message Monitor

•

Simultaneous RT/Monitor Mode

DESCRIPTION

DDC's BU-65170, BU-61580 and BU-61585 Bus Controller / Remote

Terminal / Monitor Terminal (BC/RT/MT) Advanced Communication

Engine (ACE) terminals comprise a complete integrated interface

between a host processor and a MIL-STD-1553 A and B or STANAG

3838 bus.

The ACE series is packaged in a 1.9 -square-inch, 70-pin, low-profile,

cofired MultiChip Module (MCM) ceramic package that is well suited

for applications with stringent height requirements.

The BU-61585 ACE integrates dual transceiver, protocol, memory

management, processor interface logic, and a total of 12K words of

RAM in a choice of DIP or flat pack packages. The BU-61585 requires

+5 V power and either -15 V or -12 V power.

The BU-61585 internal RAM can be configured as 12K x 16 or 8K x

17. The 8K x 17 RAM feature provides capability for memory integrity

checking by implementing RAM parity generation and verification on

all accesses. To minimize board space and “glue” logic, the ACE pro-

vides ultimate flexibility in interfacing to a host processor and internal/

external RAM.

The advanced functional architecture of the ACE terminals provides

software compatibility to DDC's Advanced Integrated Multiplexer

(AIM) series hybrids, while incorporating a multiplicity of architectural

enhancements. It allows flexible operation while off-loading the host

processor, ensuring data sample consistency, and supports bulk data

transfers.The ACE hybrids may be operated at either 12 or 16 MHz.

Wire bond options allow for programmable RT address (hardwired is

standard) and external transmitter inhibit inputs.

FOR MORE INFORMATION CONTACT:

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

Technical Support:

1-800-DDC-5757 ext. 7771

All trademarks are the property of their respective owners.

1992, 1999 Data Device Corporation

Recommended Resources

NOT gate circuit

Practical switching power supply circuit

MZD1 series brake electromagnet configuration energy-saving circuit

Bidirectional start reverse braking control circuit

Application circuit diagram of SG3525A single-ended output stage

Tricycle steering sounder

Looking for protel2004DXP these four software: Looking for these four softwares of protel2004DXP 1. Protel_DXP_2004 original file.iso 2.DXP2004SP2.exe 2. DXP2004SP2_IntegratedLibraries.exe 4. AltiumDXP2004SP2KeyGen.exe...; 李福真 Download Centre

Multi-function keypad: Have you ever noticed that when you hold the mouse, your thumb or other fingers will also touch the mouse pad or desktop? The keyboard interface uses this idea and relevant technology to exclusively d...; xyh_521 Creative Market

Experts, please help me figure out how to control this time.: [backcolor=white]This trigger clock and latch clock are of the same source, but how to constrain the timing of different frequencies? [/backcolor] eeworldpostqq...; 尘海月 FPGA/CPLD

Research on Soft Start of Electronic Induction Motor: In order to suppress the starting current of the motor, this paper studies the soft start action, mainly discussing the system structure and simulation of the soft start device....; frozenviolet Industrial Control Electronics

Thinking about capacitor selection in filter circuit: [backcolor=white][size=4][color=#000000]When the AC voltage outputted by the secondary side of the transformer is rectified by the diode, a capacitor is connected for filtering. There are some small p...; fish001 Analogue and Mixed Signal

How to check the number of gates required in a Verilog HDL program (FPGA): How to calculate the number of gates (FPGA), pins or other hardware resources required in a Verilog HDL program? Is there any relevant information? Please recommend...; ttllf FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components