L5963
Automotive dual monolithic switching regulator with LDO and HSD
Datasheet
-
production data
PowerSSO-36
(exposed pad)
PowerSSO-36
(slug-up)
VQFPN-48
Independent current limit on all regulators
Extremely low quiescent current in standby
conditions
Power good / adjustable voltage detector
outputs to realize customized power up/down
sequences
Featuress
AEC-Q100 qualified
Two step-down synchronous switching voltage
regulators with internal power switches:
– Wide input voltage range (from 3.5 V to 26 V)
– Internal high-side/ low-side NDMOS
– 1 V minimum output
– 3.0 A load current
– 250 kHz free-run frequency
– 250 kHz < f < 2 MHz synchronization range
– Integrated soft-start
– Independent hardware enable pins
– Independent power supply
– 180° PWM output phase shift
– Programmable switching frequency divider
by 1, 2, 4 or 8 between the two DC/DC
regulators
– Power good function
One standby / linear regulator
– Output voltage programmable with external
resistor divider
– 250 mA maximum current capability
– Backup function
– Power good function
One high side driver
– 0.5 V max drop @ 0.5 A
– Protected against short to ground and
battery, loss of ground and battery,
unsupplied short to battery
Programmable under voltage battery detector
– Under voltage threshold adjustable through
dedicated pin (VDIN)
Load dump protection
Independent thermal protection on all
regulators
November 2016
This is information on a product in full production.
Description
L5963 is a dual step-down switching regulator
with internal power switches, high side driver and
a low drop-out linear regulator that can operate as
standby regulator or normal LDO.
All the regulators can be connected directly to the
vehicle battery. In addition to an adjustable
voltage detector, voltage supervisors are
available.
The two DC-DC converters can work in free-run
condition or synchronize themselves to an
external clock. DC/DCs' PWM outputs have a
180° phase shift.
The high operating frequency allowed by the
synchronization input helps to reduce AM and FM
interferences and grants the use of small and low
cost inductors and capacitors.
This IC finds application in the automotive
segment, where load dump protection and wide
input voltage range are mandatory.
A slug-up package option is available for
applications which require heatsink use.
In standby condition the device guarantees
extremely low quiescent current (25
μA
typical @
-40 °C < T < 85 °C)
Table 1. Device summary
Order code
L5963D-EHX
L5963D-EHT
L5963U-KBX
L5963U-KBT
L5963Q-V0Y
L5963Q-V0T
Package
PowerSSO36
(exposed pad)
PowerSSO36
(slug-up)
VQFPN-48
Packing
Tube
Tape & Reel
Tube
Tape & Reel
Tray
Tape & Reel
DocID028553 Rev 2
1/49
www.st.com
Contents
L5963
Contents
1
2
3
4
5
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Application diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
5.1
5.2
5.3
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
6
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
6.1
6.2
Operative modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Blocks functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
6.2.1
6.2.2
6.2.3
6.2.4
6.2.5
6.2.6
6.2.7
6.2.8
6.2.9
6.2.10
6.2.11
6.2.12
Unregulated supply input voltage (VINLDO) . . . . . . . . . . . . . . . . . . . . . 19
Low voltage warning monitor (related pins: VDIN, VDOUT, VDDLY) . . . 19
Power-good reset (related pins: LDOOK, LDOOKDLY) . . . . . . . . . . . . . 20
Power-good function of DC/DC1 (related pins: SW1OK, SW1OKDLY) . 20
Over voltage shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Power ground (PGND1 and PGND2) . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Signal ground (SGND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
PWM signal ground (SWGND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
TAB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Linear regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
High-side driver (HSD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Switching regulators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
7
Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
7.1
7.2
7.3
7.4
Output inductor (Lo) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Output capacitors (COUT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Input capacitors (C
IN
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Bootstrap capacitor (CBOOT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
2/49
DocID028553 Rev 2
L5963
Contents
7.5
Compensation network . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
8
9
Thermal design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
9.1
9.2
9.3
9.4
9.5
Package variation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
PowerSSO-36 (exposed pad) package information . . . . . . . . . . . . . . . . . 40
PowerSSO-36 (slug-up) package information . . . . . . . . . . . . . . . . . . . . . 43
VFQFPN-48 (7x7x1.0 - opt. D) package information . . . . . . . . . . . . . . . . 45
Package marking information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
10
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
DocID028553 Rev 2
3/49
3
List of tables
L5963
List of tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Table 14.
Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
PowerSSO-36 pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
VQFPN-48 pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Thermal data (PowerSSO-36) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Thermal data (VQFPN-48) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Components value for different output voltage cases. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Maximum suggested power for L5963 in PSSO36 slug-down package . . . . . . . . . . . . . . . 37
Maximum suggested power for L5963 in QFN48 package. . . . . . . . . . . . . . . . . . . . . . . . . 37
PowerSSO-36 exposed pad package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
PowerSSO-36 slug-up package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
VFQFPN-48 (7x7x1.0 - opt. D) package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . 46
Document revision history. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
4/49
DocID028553 Rev 2
L5963
List of figures
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Example of a typical application diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Example of usage of two regulators in the same application . . . . . . . . . . . . . . . . . . . . . . . . 9
PowerSSO-36 pinout configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
VQFPN-48 pinout configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
PSRR LDO 50 mA load vs. frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Efficiency vs. output current (VIN = 14 V, fsw = 2 MHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Efficiency vs. output current (VIN = 14 V, fsw = 250 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . 18
Low voltage warning monitor & delay schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Linear regulator diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Enable timing for standby regulator (ENLDO pin connect to supply directly) . . . . . . . . . . . 22
Enable timing for linear regulator (pin ENLDO isn't connected to VINLDO) . . . . . . . . . . . . 23
Switching regulators diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Closed loop system with TYPE III network . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
TYPE III compensated network diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
PowerSSO-36 (exposed pad) package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
PowerSSO-36 (slug-up) package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
VFQFPN-48 (7x7x1.0 - opt. D) package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
PowerSSO-36 (exp. pad) marking information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
PowerSSO-36 (slug up) marking information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
VFQFPN-48 (7x7x1.0) marking information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
DocID028553 Rev 2
5/49
5
Embedded System
京公网安备 11010802033920号
EEWORLD
