EEWORLDEEWORLDEEWORLD

Part Number

Search

3640F1K20393JCR

Description
Ceramic Capacitor, Multilayer, Ceramic, 1200V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.039uF, 3640,
CategoryPassive components    capacitor   
File Size6MB,30 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

3640F1K20393JCR Overview

Ceramic Capacitor, Multilayer, Ceramic, 1200V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.039uF, 3640,

3640F1K20393JCR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid262138515
package instruction, 3640
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.039 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high4 mm
length9.2 mm
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, 13 Inch
positive tolerance5%
Rated (DC) voltage (URdc)1200 V
seriesSIZE(STANDARD)
size code3640
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
width10.16 mm
Standard range - 10Vdc to 12kVdc
ProtectiCap™ capacitors
TCC/VCC capacitors
High Q capacitors - MS range
Ultra-low ESR capacitors
StackiCap™ capacitors
Non-magnetic capacitors
X8R High Temperature capacitors
Open Mode and Tandem capacitors
IECQ-CECC & AEC-Q200 ranges
S02A Space grade ranges
Safety Certified capacitors
250Vac Non Safety rated AC capacitors
115Vac 400Hz capable capacitors
High Dielectric Withstand Voltage ranges
E01 & E07 feedthrough chip capacitors
X2Y Integrated Passive Components
Radial Leaded capacitors
ProtectiCap
StackiCap
FPGA clean code is a core skill for programmers
[align=left]Before we officially start, let's take a look at the daily work of an FPGA engineer: Start designing code. Start writing the first always code. Found that a signal needs to be added, so wr...
guyu_1 FPGA/CPLD
Fourth-order IIR digital filter based on FPGA
Abstract: A fourth-order IIR digital filter is implemented using FPGA. Two second-order sections are cascaded to form a digital elliptic low-pass filter. The ripple in the passband is less than 0.1dB,...
程序天使 FPGA/CPLD
Download some professional terms, see if they are useful
Please download and share if it is useful....
kechenwei Talking
Ask some questions about ST's new three-in-one evaluation version
Yesterday I went to attend the 2009 seminar of ST Company. I was unlucky and didn't win the prize. I couldn't resist the temptation of the three-in-one kit, so I took out a few pieces of silver and bo...
liuliu987 stm32/stm8
Ask a very simple question about RAM and FLASHROM
I would like to ask, for electronic products such as mobile phones, are the factory settings and the data we change later, such as phone numbers, stored in RAM or ROM? If it is RAM, why is it not lost...
z2661213 Embedded System
Freescale Kinetis Tutorial - CRC Module
This is the CRC module of the NSK60kit development board series tutorialUpload and share...
bluehacker NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 990  1613  1049  397  2513  20  33  22  8  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号