EEWORLDEEWORLDEEWORLD

Part Number

Search

201P51N225LN3H

Description
Ceramic Capacitor, Ceramic, 200V, 15% +Tol, 15% -Tol, NP0, -/+30ppm/Cel TC, 2.2uF,
CategoryPassive components    capacitor   
File Size836KB,6 Pages
ManufacturerJohanson Dielectrics
Download Datasheet Parametric View All

201P51N225LN3H Overview

Ceramic Capacitor, Ceramic, 200V, 15% +Tol, 15% -Tol, NP0, -/+30ppm/Cel TC, 2.2uF,

201P51N225LN3H Parametric

Parameter NameAttribute value
Objectid861826533
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance2.2 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high18.161 mm
JESD-609 codee0
length51.118 mm
negative tolerance15%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formDIP
positive tolerance15%
Rated (DC) voltage (URdc)200 V
seriesP(OTHER)
Temperature characteristic codeNP0
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn60Pb40)
Terminal pitch2.54 mm
width12.7 mm
Noise Optimization of Sensor Signal Conditioning Circuits
[font=楷体_GB2312][size=3]Precise signal conditioning and high-resolution measurements are no longer limited to industrial or instrumentation applications. Designers of portable consumer electronic devi...
lixiaohai8211 Sensor
How to draw a box on the back panel of labview?
How to draw a box on the back panel of labview?...
阳光依旧笑春风 Programming Basics
Domestic HGI ultra-low power MCU is here!
No one recommends Huada's MCU? Then I recommend you to take a look....
cici-1 Domestic Chip Exchange
How to communicate between USART and PC
/********************************************************************************\File name: main.cDescription; For MSP430F149.Asynchronous communication.Version: 4.20.1 sun_seven\********************...
nillht Microcontroller MCU
Design of stopwatch based on FPGA
I just finished the course design, and I'd like to share a stopwatch program. The experimental version is Altera's EP2C5Q208C8, with a 50MHz crystal. The functions are reset, start and stop, and the d...
yz416154664 FPGA/CPLD
The CORDIC algorithm is designed based on the FPGA signal generator.
I am making a program to generate sine waves using the CORDIC algorithm. It is written in Q2, but modelsim can simulate the sine wave waveform, but the waveform captured by signaltap is reversed. I ca...
liucome199 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2063  1201  135  1850  675  42  25  3  38  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号