C16x-Family of
High-Performance CMOS 16-Bit Microcontrollers
Preliminary
C165 16-Bit Microcontroller
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
C165
q
q
q
High Performance 16-bit CPU with 4-Stage Pipeline
100 ns Instruction Cycle Time at 20-MHz CPU Clock
500 ns Multiplication (16
×
16 bits), 1
µs
Division (32 / 16 bit)
Enhanced Boolean Bit Manipulation Facilities
Additional Instructions to Support HLL and Operating Systems
Register-Based Design with Multiple Variable Register Banks
Single-Cycle Context Switching Support
Up to 16 MBytes Linear Address Space for Code and Data
2 KBytes On-Chip RAM
4 KBytes On-Chip ROM (RM types only)
Programmable External Bus Characteristics for Different Address Ranges
8-Bit or 16-Bit External Data Bus
Multiplexed or Demultiplexed External Address/Data Buses
Five Programmable Chip-Select Signals
Hold- and Hold-Acknowledge Bus Arbitration Support
1024 Bytes On-Chip Special Function Register Area
Idle and Power Down Modes
8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event
Controller (PEC)
16-Priority-Level Interrupt System with 28 Sources, Sample-Rate down to 50 ns
Two Multi-Functional General Purpose Timer Units with 5 Timers
Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
Programmable Watchdog Timer
Up to 77 General Purpose I/O Lines
Supported by a Wealth of Development Tools like C-Compilers, Macro-Assembler Packages,
Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers,
Programming Boards
On-Chip Bootstrap Loader
100-Pin MQFP Package (EIAJ)
100-Pin TQFP Package (Thin QFP)
– Attention
09.94 Data Sheet Addendum
The C165 is offered in two different packages:
P-MQFP-100:
rectangular package
P-TQFP-100:
square package.
For the pin configurations please refer to page 3 (P-MQFP-100) and page 8 (P-TQFP-100) of the
09.94 C165 Data Sheet. Please note that the table “Pin Definition and Functions” on pages 9
through 12 lists the pin numbers for the
MQFP package only.
The pin numbers for the TQFP package are different and should be taken from the pin
configuration on page 3.
Semiconductor Group
1
09.94
C165
Introduction
The C165 is a new derivative of the Siemens SAB 80C166 family of full featured single-chip CMOS
microcontrollers. It combines high CPU performance (up to 10 million instructions per second) with
high peripheral functionality and enhanced IO-capabilities.
C165
Figure 1
Logic Symbol
Ordering Information
Type
SAB-C165-RM
Ordering Code
Q67121-D...
Package
P-MQFP-100-2
Function
16-bit microcontroller with
2 KByte RAM and 4 KByte ROM
Temperature range 0 to +70 ˚C
16-bit microcontroller with
2 KByte RAM
Temperature range 0 to +70 ˚C
16-bit microcontroller with
2 KByte RAM
Temperature range -40 to +85 ˚C
SAB-C165-LM
Q67121-C862
P-MQFP-100-2
SAF-C165-LM
Q67121-C923
P-MQFP-100-2
Note:
The ordering codes (Q67121-D...) for the Mask-ROM versions are defined for each product
after verification of the respective ROM code.
Semiconductor Group
2
C165
Ordering Information
Type
SAB-C165-RF
Ordering Code
Q67121-D...
Package
P-TQFP-100-3
Function
16-bit microcontroller with
2 KByte RAM and 4 KByte ROM
Temperature range 0 to +70 ˚C
16-bit microcontroller with
2 KByte RAM
Temperature range 0 to +70 ˚C
SAB-C165-LF
Q67121-C941
P-TQFP-100-3
Note:
The ordering codes (Q67121-D...) for the Mask-ROM versions are defined for each product
after verification of the respective ROM code.
Pin Configuration TQFP Package
(top view)
C165
Figure 2
Semiconductor Group
3
京公网安备 11010802033920号
EEWORLD
