501S49N102MF4E datasheet, PDF - EEWORLD Datasheet

501S49N102MF4E: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 500 V, X7R, 0.1 uF, SURFACE MOUNT, 1812; CategoryPassive components; File Size2MB，36 Pages; ManufacturerJohanson Technology; Websitehttp://www.johansontechnology.com

Download Datasheet Parametric View All

501S49N102MF4E Overview

CAPACITOR, CERAMIC, MULTILAYER, 500 V, X7R, 0.1 uF, SURFACE MOUNT, 1812

Parameter Name	Attribute value
Maximum operating temperature	125 Cel
Minimum operating temperature	-55 Cel
negative deviation	10 %
positive deviation	10 %
Rated DC voltage urdc	500 V
Processing package description	Chip, ROHS COMPLIANT
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
terminal coating	MATTE Tin OVER Nickel
Installation features	surface mount
Manufacturer Series	501S43
size code	1812
capacitance	0.1000 uF
packaging shape	Rectangular PACKAGE
Capacitor type	ceramics
Terminal shape	WRAPAROUND
Temperature Coefficient	15%
Temperature characteristic code	×7R
multi-layer	Yes

Ceramic Capacitor Solutions

X2Y Low ESL

Stacked SMPS

High Voltage

Mini-SMPS

AC Safety

Radial Leaded

High Capacitance

High Temperature

Privileged Classmate 2020 Video Tutorial "Learning Verilog by Coding (FPGA Tools and Syntax)": B station video collection: https://www.bilibili.com/video/BV1Ve411x75W?from=searchseid=71364886936769315Whether it is digital IC design or FPGA development, Verilog is the most basic and important ne...; ove学习使我快乐 FPGA/CPLD

Who has the inverter design related information and schematics, thank you: [email]zjjone1023@163.com[/email]...; zjjone1023 Industrial Control Electronics

Analog Circuit Troubleshooting: [i=s]This post was last edited by qwqwqw2088 on 2021-11-1 08:18[/i]Analog circuit fault diagnosis is a very complex task. This book explains the common methods of analog circuit fault diagnosis, which...; qwqwqw2088 Power technology

Can you guys help me see if this thing can be done with CPLD?: B in the figure is the ADC sampling chip, the sampling rate is 500K, each sampling value is 16 bits, and the ADC interface is a three-wire SPI interface.There are 10 ADCs in total. To combine the samp...; dsp_comm FPGA/CPLD

Motor current sampling: [Ask if you don't understand] This is a partial circuit diagram of a motor driver that I recently came across. What I don't understand is [1] The output in the diagram is the current of one phase from...; shaorc Integrated technical exchanges

Is it better to use the EMIF port or the HPI port of the DSP to transmit data from FPGA to DSP?: The data collected by AD is transmitted to FPGA, and then FPGA transmits it to DSP (TMS320C6416T). The data rate required for transmission is 12MByte/s.The DSP board is a development board from Hezhon...; dsp_comm FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components