EEWORLDEEWORLDEEWORLD

Part Number

Search

R74LI2680JM00K

Description
Film Capacitor,
CategoryPassive components    capacitor   
File Size1MB,25 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Environmental Compliance
Download Datasheet Parametric View All

R74LI2680JM00K Overview

Film Capacitor,

R74LI2680JM00K Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid8034720585
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
Capacitor typeFILM CAPACITOR
JESD-609 codee3
Number of terminals2
Terminal surfaceMATTE TIN
Polypropylene Pulse/High Frequency Capacitors
R74, Single Metallized Polypropylene Film, Radial,
AC Applications (Automotive Grade)
Overview
The R74 Series is constructed of metallized polypropylene
film with radial leads of tinned wire. The radial leads
are electrically welded to the metal layer on the ends of
the capacitor winding. The capacitor is encapsulated in
a self-extinguishing solvent resistant plastic case with
thermosetting resin material meeting the UL 94 V–0
requirements. Four different winding constructions are
used depending on voltage parameters. Please see the
Performance Characteristics for more information.
Automotive grade devices (up to lead spacing 22.5 mm) meet
the demanding Automotive Electronics Council's AEC–Q200
qualification requirements.
Applications
Typical applications include electronic lighting such as
automotive headlamps and ballasts, as well as pulse
applications with high AC voltage and high current. Not
suitable for across-the-line application
(see Suppressor Capacitors).
Benefits
• Voltage range: 250 – 900 VAC
• Capacitance range: 470 pF – 3.3 µF
• Lead Spacing: 10 – 37.5 mm
• Capacitance tolerance: ±5%, ±10%
• Climatic category: 55/105/56 IEC 60068–1
• Operating temperature range of −55˚C to +105˚C
• RoHS compliance and lead-free terminations
• Tape & Reel packaging in accordance with IEC 60286–2
• Self-healing
• Automotive (AEC–Q200) grades available up to lead
spacing 22.5 mm
Part Number System
R74
Series
Metallized
Polypropylene
L = 250
N = 400
5 = 500
6 = 600
7 = 700
9 = 900
5
Rated Voltage
(VAC)
N
Lead Spacing (mm)
F = 10
I = 15
N = 22.5
R = 27.5
W = 37.5
2180
Capacitance
Code (pF)
The last three
digits represent
significant figures.
The first digit
specifies the total
number of zeros
to be added.
AA
Packaging
See Ordering
Options Table
00
Internal Use
00
30
60
J
Capacitance
Tolerance
J = ±5%
K = ±10%
Built Into Tomorrow
© KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard
Fort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com
F3104_R74 • 9/7/2021
1
Learn Analog + Notes on Chapter 2 Equivalent Circuit Derivation of the Operational Amplifier Noise Optimization Handbook
[i=s] This post was last edited by dontium on 2015-1-23 11:24 [/i] [align=left]The following is a brief process of converting current noise into voltage noise: [/align] The op amp current noise circui...
lonerzf Analogue and Mixed Signal
Does anyone have a debugged VHDL program for the ONE-WIRE interface?
Dear experts, if anyone has a debugged VHDL program for the ONE-WIRE interface, please share it with me!...
eeleader FPGA/CPLD
Basic knowledge questions and answers about operational amplifiers
I saw this on the Internet and thought it was good, so I posted it on the forum to share. I don't know if anyone else has shared it before. If so, please notify the moderator or just delete it. I'll p...
xiaoding18 Analog electronics
ADuc7026 Learning-I/O
[i=s] This post was last edited by dj狂人 on 2015-1-8 16:31 [/i] Before we start to talk about how to operate the I/O of ADuc7026, let's talk about the things we need to pay attention to in programming....
dj狂人 ADI Reference Circuit
Is anyone doing data collection?
I am using FPGA for data acquisition. The specific idea is as follows: The front-end analog signal enters low-pass filtering, then converts single-ended to differential, and then sends it to 12bit/80M...
cuianbin FPGA/CPLD
I have questions about FIFO delay and shift register, please give me some advice!
My supervisor assigned me a project, and I was responsible for the following: On the ore conveyor belt, a linear CCD was used to record the size of the ore. The output signal was output through a seri...
shenqizhiren FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1171  1876  223  2186  2270  24  38  5  45  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号