BUS-61571-470S datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > BUS-61571-470S

Preview

BUS-61571-470S: DescriptionMIL-STD-1553B NOTICE 2 ADVANCED INTEGRATED MUX HYBRIDS WITH ENHANCED RT FEATURES (AIM-HYer); File Size46KB，4 Pages; ManufacturerETC

Download Datasheet View All

BUS-61571-470S Overview

MIL-STD-1553B NOTICE 2 ADVANCED INTEGRATED MUX HYBRIDS WITH ENHANCED RT FEATURES (AIM-HYer)

Preview

Download Datasheet

View All

BUS-61559 SERIES

MIL-STD-1553B NOTICE 2

ADVANCED INTEGRATED MUX HYBRIDS

WITH ENHANCED RT FEATURES (AIM-HY’er)

DESCRIPTION

DDC’s BUS-61559 series of Advanced

Integrated Mux Hybrids with enhanced

RT Features (AIM-HY’er) comprise a

complete interface between a micro-

processor and a MIL-STD-1553B

Notice 2 bus, implementing Bus

Controller (BC), Remote Terminal (RX,

and Monitor Terminal (MT) modes.

Packaged in a single 78-pin DIP or

82-pin flat package the BUS-61559

series contains dual low-power trans-

ceivers and encoder/decoders, com-

plete BC/RT/MT protocol logic, memory

management and interrupt logic, 8K x 16

of shared static RAM, and a direct,

buffered interface to a host processor bus.

buffers to provide a direct interface to

a host processor bus. Alternatively,

the buffers may be operated in a fully

transparent mode in order to interface

to up to 64K words of external shared

RAM and/or connect directly to a com-

ponent set supporting the 20 MHz

STANAG-3910 bus.

The memory management scheme

for RT mode prevails an option for

separation of broadcast data, in com-

pliance with 1553B Notice 2. A circu-

lar buffer option for RT message data

blocks offloads the host processor for

bulk data transfer applications.

FEATURES

•

Complete Integrated 1553B

Notice 2 Interface Terminal

•

Functlonal Superset of BUS-

61553 AlM-HYSeries

•

Internal Address and Data

Buffers for Dlrect Interface to

Processor Bus

•

RT Subaddress Circular Buffers

to Support Bulk Data Transfers

Another feature besides those listed

The BUS-61559 includes a number of

to the right, is a transmitter inhibit con-

advanced features in support of

trol for the individual bus channels.

MIL-STD-1553B Notice 2 and STANAG

3838. Other salient features of the The BUS-61559 series hybrids oper-

BUS-61559 serve to provide the bene- ate over the full military temperature

fits of reduced board space require- range of -55 to +125”C and MIL-PRF-

ments enhanced software flexibility, 38534 processing is available. The

and reduced host processor overhead hybrids are ideal for demanding mili-

tary and industrial microprocessor-to-

The BUS-61559 contains internal

1553 applications

address latches and bidirectional data

•

Optlonal Separatlon of

RT Broadcast Data

•

Internal Interrupt Status and

Time Tag Registers

•

Internal ST Command

Illegalization

•

MIL-PRF-38534 Processing

Available

(ILLEGALIZATION ILLENA

ENABLE)

ILLEGALLIZATION

LOGIC

8K x 16

DUAL

PORT

RAM

BUS-25679

TX_INH_A

CLK IN (16MHz)

LOW-POWER

TRANSCEIVER

DUAL

ENCODER/

DECODER

BC/RT/MT

PROTOCOL

LOW-POWER

TRANSCEIVER

MEMORY DATA

DATA

BUFFERS*

D15-D∅

(PROCESSOR

DATA)

BUS-25679

TX_INH_A

(RT ADDRESS)

(BROADCAST

ENABLE)

(RTFAIL,

RTFLAG)

(BROADCAST,

MESSAGE

TIMING, DATA

STROBE AND ERROR

INDICATORS)

MEMORY ADDRESS

ADDRESS

LATCHES/

BUFFERS*

A15-A∅

(PROCESSOR

ADDRESS)

LATCH

CONTROL)

ADDR_LAT

(ADDRESS

RTAD 4-∅, RTADP

BRO_ENA

RTFAIL

RTFLAG

BCSTRCV, CMD_STR, TXDTA_STR

RXDTA_STR, MSG_ERR, INCMD

TRANSPARENT/BUFFERED, MSTCLR,

STRBD, SELECT, MEM/REG, RD/WR

MEMORY

IOEN, READYD

MANAGEMENT,

INT

SHARED

MEMEN-OUT,MEMWR, MEMOE

RAM/

PROCESSOR

MEMENA-IN

INTERFACE,

SSFLAG

INTERRUPT

LOGIC

TAGCLK

(PROCESSOR

CONTROL)

(INTERRUPT

REQUEST)

(MEMORY

CONTROL)

(SUBSYSTEM

FLAG)

(TIME TAG

CLOCK)

BU-61559 BLOCK DIAGRAM

Recommended Resources

TDA2030 audio power amplifier circuit diagram

Green Island Feng brand one-way linkage ventilation fan circuit diagram

Silicon Controlled Switch (SCS)

555 square wave and sawtooth wave generator circuit

555 voltage monitor circuit

Liquid level safety alarm circuit using thermistor

Microcontroller serial port receiving help: void serial_send(void) { char i; for(i=0; i < 4; i++) { temp = kaiguan_data[i]; SBUF0 = temp; while(!TI0); TI0=0; } } void UART0_ISR(void) interrupt 4//Receive subroutine { char i; for (i=0;i<4;i++) {...; abing2005 Embedded System

Help with power management under CE: In the power management MDD layer code under CE: The battery driver external interface function does not have the "BAT_" prefix, because the HKEY_LOCAL_MACHINE\Drivers\BuiltIn\Battery\Flags registry k...; zhull1984 Embedded System

Learn Xilinx_FPGA_Application in 10 minutes: Newbies can take a look, it’s pretty good!...; unbj FPGA/CPLD

Relationship between PWM frequency and duty cycle: In 1 second, 0.5 seconds on, 0.5 seconds off, the duty cycle is 50%, right? Then, in 1 millisecond, 0.5 milliseconds on, 0.5 milliseconds off, the duty cycle is also 50%, right? If it is 1 second, the...; fish001 Microcontroller MCU

Looking for Zhou Ligong's CD-ROM of "EDA Experiment and Practice": I want the CD of Zhou Ligong's "EDA Experiment and Practice", thanks...; 白丁 FPGA/CPLD

How to speed up Android system compilation: [p=28, null, left]When reprinting, please indicate the source and the author's contact information. Article source: [color=#066ff][url=http://www.limodev.cn/blog]http://www.limodev.cn/blog[/url][/colo...; Wince.Android Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components