EEWORLDEEWORLDEEWORLD

Part Number

Search

BTMA100505D21H2

Description
Bi-directional Integrated TAP Monitor Arrays
File Size187KB,2 Pages
ManufacturerOplink(Molex)
Websitehttp://www.oplink.com
Download Datasheet View All

BTMA100505D21H2 Overview

Bi-directional Integrated TAP Monitor Arrays

Bi-directional Integrated TAP
Monitor Arrays
BTMA Series
Product Description
Oplink’s Bi-directional Integrated Tap Monitor Array (BTMA) is assembled using individual Bi-
directional Integrated Tap Monitor (BTMS) to guarantee no optical or electrical cross-talk
among different channels. BTMS is a hybrid component that integrates a flat spectral response
of a thin-film tap with a high sensitivity PIN photodiode for power monitoring applications.The
Bi-directional feature allows power monitoring from input or output ports. BTMA minimizes
component assembly costs and module footprint while increasing module design efficiency by
facilitating fiber management.
Each BTMS in the BTMA integrates the functionality of an optical tap and a photodiode while
delivering low insertion loss and low dark current with high temperature stability over a wide
wavelength range. BTMA is compact and easy to mount on PCB board for module and net-
work system use. Applications include DWDM channel power monitoring, optical network
switching/protection monitoring, re-configurable optical add/drop multiplexers, and gain/at-
tenuation monitoring in amplifier systems.
Oplink can provide customized designs to meet specialized feature applications. Also, Oplink
offers modular assemblies that integrate other components to form a full function module or
subsystem.
Functional Diagram
Input
Output
PD
Performance Specificationns
Parameters
Specification
Unit
Features
1260 ~ 1360
2%
5%
10%
Operating Wavelength Range
Insertion Loss (@λop, Top, All SOP, Exclude
Connectors)
Polarization Dependent Loss
Return Loss (exclude connector)
2%
Responsivity
(Relative to Nominal
Tapped
Monitoring
Power at Input Port)
1510~1610
nm
dB
dB
dB
Flat and Broad Operating Wavelength
Range
Low Insertion Loss and PDL
Low Dark Current
Various Tap Ratio Available
High Temperature Stability with
Hermetically Sealed Photodiode
Monitor Optical Signal from Input or
Output
≤ 0.4
≤ 0.6
≤ 0.9
≤ 0.1
≥ 45
10 ~ 23
26 ~ 59
52 ~ 110
≤ 0.1
≤ 0.5
≤ 10
≥ 0.5
≤ 20
≤5
14 ~ 26
36 ~ 65
70 ~ 120
dB
dB
nA
GHz
V
mA
dBm
+70
+85
SMF-28
°C
°C
mA/W
Through
5%
10%
Responsivity Polarization Dependence
Uniformity
1
Applications
PD Dark Current (@ 70°C, -5V bias)
PD
Bandwidth (50 ohm, 5V, -3dB)
Reverse Voltage
Forward Current
2%
Input Optical Power
Conditions
5%
10%
Operating Temperature Range
(<85%RH, Non-condensing)
Storage Temperature Range
(<85%RH, Non-condensing)
Fiber Type
-0
-40
Add/Drop and Optical Protection
Monitoring
DWDM/CWDM Systems
≤ 21
≤ 16
≤12
Notes:
Directivity is defined as -10 log(ℜ
O
ut
→PD
/
I
n
→PD
)
where
stands for responsivity.
1)
S0135 - R02. (web) 20130520
When two coordinators are connected to a network at the same time, how do terminal nodes choose which local area network to connect to?
When two coordinators are connected to the network at the same time, how do terminal nodes choose which local area network to connect to? Can terminal nodes be connected to the network formed by a cer...
极乐苦竹 RF/Wirelessly
What software do you use to simulate PIC chips?
I am currently using PROTEUS but recently I want to use PIC16F1503, but there is no such component in PROTEUS. Does anyone have better simulation software or where to find the PROTEUS component librar...
hillhero789 Microchip MCU
Getting Started with ARM and Embedded Linux
Since many people always ask this question, here is a summary document for your reference. It must be explained here that the following steps are all for Linux systems, not WinCE. You may notice that ...
269152492 Embedded System
Discussion: Should I use rising edge or falling edge to trigger registers in FPGA design?
I often do FPGA design and I am used to using rising edge triggering. But I have never considered whether there is a difference between using rising edge triggering registers or falling edge triggerin...
eeleader FPGA/CPLD
k60
I want the circuit diagram of the Youlian K60 development board. I have the circuit board but the information is gone....
13938926987 MCU
Question: Regarding file operations
handle= CreateFile(); //Open a file specified in the path point= SetFilePointer(); //point is the pointer to the head of the file point= point+5; byte* a=point; Does a now point to the 5th byte of the...
zjiulong Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2747  154  420  1168  2928  56  4  9  24  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号