EEWORLDEEWORLDEEWORLD

Part Number

Search

S3C863A

Description
8-bit single-chip CMOS microcontroller
File Size2MB,399 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Compare View All

S3C863A Overview

8-bit single-chip CMOS microcontroller

S3C8639/C863A/P863A/C8647/F8647
PRODUCT OVERVIEW
1
PRODUCT OVERVIEW
SAM8 PRODUCT FAMILY
Samsung's SAM8 family of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU with a wide
range of integrated peripherals, in various mask-programmable ROM sizes. Analog its major CPU features are:
— Efficient register-oriented architecture
— Selectable CPU clock sources
— Idle and Stop power-down mode release by interrupt
— Built-in basic timer with watchdog function
The sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more
interrupt sources and vectors. Fast interrupt processing (within a minimum of four CPU clocks) can be assigned
to specific interrupt levels.
S3C8639/C863A/P863A MICROCONTROLLERS
S3C8639/C863A/P863A single-chip 8-bit
microcontrollers are based on the powerful SAM8
CPU architecture. The internal register file is logically
expanded to increase the on-chip register space.
S3C8639/C863A/P863A contain 32/48 Kbytes of on-
chip program ROM.
In line with Samsung's modular design approach, the
following peripherals are integrated with the SAM8
core:
— Four programmable I/O ports (total 27 pins)
— One 8-bit basic timer for oscillation stabilization
and watchdog functions
— One 8-bit general-purpose timer/counter with
selectable clock sources
— One interval timer
OTP
S3C8639/C863A microcontrollers are also available in OTP (One Time Programmable) version named,
S3P863A. S3P863A microcontroller has an on-chip 48-Kbyte one-time-programmable EPROM instead of
masked ROM. S3P863A is comparable to S3C8639/C863A, both in function and pin configuration except its
ROM size.
— One 12-bit counter with selectable clock sources,
including Hsync or Csync input
— PWM block with seven 8-bit PWM circuits
— Sync processor block (for Vsync and Hsync I/O,
Csync input, and Clamp signal output)
— DDC Multi-master and slave-only IIC-Bus
— 4-channel A/D converter (8-bit resolution)
S3C8639/C863A/P863A are a versatile
microcontrollers which are ideal for use in multi-sync
monitors or in general-purpose applications that
require sophisticated timer/counter, PWM, sync
signal processing, A/D converter, and multi-master
IIC-bus support with DDC. They are available in a
42-pin SDIP or a 44-pin QFP package.
1-1

S3C863A Related Products

S3C863A S3F8647 S3C8647 S3C8639
Description 8-bit single-chip CMOS microcontroller 8-bit single-chip CMOS microcontroller 8-bit single-chip CMOS microcontroller 8-bit single-chip CMOS microcontroller
【CN0252】16-Bit, 125 MSPS Single-Supply DC-Coupled Analog Front End for Bipolar Inputs
[b]Circuit Functionality and Benefits[/b]The circuit shown in Figure 1 solves a common problem encountered when interfacing bipolar input signals to differential input, low voltage analog-to-digital c...
EEWORLD社区 ADI Reference Circuit
Ask an embedded development question
Do I need to buy a development version to make my own program? Is there any simulation or real program?...
skdarkness Embedded System
【Altera SoC】Single-channel TDC design based on SOPC (3)
[font=微软雅黑][size=4]Continue from previous post:[/size][/font] [font=微软雅黑][size=4] [/size][/font][url=https://bbs.eeworld.com.cn/thread-465441-1-1.html][font=微软雅黑][size=4]https://bbs.eeworld.com.cn/thr...
xiaomai516 FPGA/CPLD
High salary recruitment_Embedded project manager (wince)
Our company is developing a new project and needs someone who has been engaged in developing applications using EVC under WINCE for many years and is very familiar with WINCE to lead our team. Work lo...
lijinhoo Embedded System
Signal synchronization
Dear heroes: I have made a system. The basic clock of FPGA is 16MHz, and there is a sysclk signal input externally. The sysclk signal is generated by counting the external clock crystal (20MHz). The s...
wangjian801213 FPGA/CPLD
Has anyone tried the baud rate adaptation of LIN communication?
Has anyone tried LIN communication baud rate adaptation? During the slave adaptation, the slave should not be able to respond to the host normally, and the host should report errors such as "receive e...
喜鹊王子 Automotive Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1903  137  1894  1235  380  39  3  25  8  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号