Our company is recruiting engineers who are familiar with Windows CE application development or proficient in Win32 application development. Fresh graduates are not limited. pz_forever@126.com provide...
[i=s]This post was last edited by okhxyyo on 2015-10-26 13:15[/i] [align=left]Reposted from deyisupport[/align] [align=left][b]Author: [/b][b]Vaibhav Desai [/b][b]and [/b][b]Ian Bower[/b][/align][alig...
When you use an oscilloscope to look at the signal input to the FPGA when a key is pressed, you can see obvious jitter. The key is usually pulled up to 1, which is 1 when not pressed. However, when it...
I used IROM_Fusing_Tool to program the display successfully, but there was nothing in the TF card. The TF card was connected to the computer with a USB card reader....
Wang Xiaochuan, the "Wudaokou Goalkeeper", is going through a level that he has never gone through before. For example, Sogou's (NYSE: SOGO) financial report, artificial intelligence, and the futur...[Details]
Designing for automotive LCD displays larger than 5" can be complex. The display source driver requires a supply rail called analog voltage device drain (AVDD) in the 10V to 15V range and two supply ...[Details]
In order to strengthen the management of new energy vehicle charging facilities in our city, prevent and reduce accidents, protect the lives and property of the people, and improve the public safet...[Details]
For 80,000
ZTE
(000063.SZ) employees and more Chinese ICT (information and communication technology) industry practitioners, the news from across the ocean on the evening of April 16 kept t...[Details]
In the actual project development process, we often need to get the running time of a section of code. The usual method is to use an oscilloscope to measure it. This blog post will use SysTick to acc...[Details]
The day before yesterday, I learned about STM's Systick and found it quite useful for precise timing. When I used CVAVR before, I found that the delay.h in it was very useful. So, I used STM32's...[Details]
Friends who work in the photovoltaic industry, do you still remember the hard work on June 30 last year? How many people worked late into the night for months in a row just to connect to the grid a...[Details]
Although it is early summer, the Chinese smartphone market is still in the cold winter, just like Beijing in April with snow. For mobile phone brands caught in the middle, the cold is even more bit...[Details]
Timing and protocol are two key points in digital system debugging, and they are also where logic analyzers can play their most valuable role. How can we use a logic analyzer to quickly complete wiri...[Details]
When designing a product, if the application environment's requirements for power isolation are not considered, the product will be unstable due to improper design, and even high voltage may damage t...[Details]
This example is mainly to familiarize yourself with the register configuration of Timer A and the configuration method of IAR. /*********************************************** Program function: re...[Details]
In the project, CPLD is needed to complete part of the algorithm design. The parameters are given by AVR, so the communication between AVR and CPLD needs to be completed. Therefore, a test program is...[Details]
As a leading company in automotive semiconductors, Freescale and Khronos Group have jointly launched an automotive multimedia embedded microprocessor i.MX35 with an integrated OpenVG hardware acceler...[Details]
Site conditions: 1. AD acquisition, DMA transmission; AD is set to single-channel continuous mode, DMA is set to single-shot mode. The upper threshold of the AD analog watchdog setting is less than t...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
