10124632-0260603LF datasheet, PDF

10124632-0260603LF: DescriptionCard Edge Connector, 288 Contact(s), 2 Row(s), Straight, 0.033 inch Pitch, Solder Terminal, Latch & Eject, Natural Insulator; CategoryThe connector The connector; File Size1MB，5 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

10124632-0260603LF Overview

Card Edge Connector, 288 Contact(s), 2 Row(s), Straight, 0.033 inch Pitch, Solder Terminal, Latch & Eject, Natural Insulator

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	315190969
Reach Compliance Code	compliant
ECCN code	EAR99
Board mount options	SPLIT BOARD LOCK
body width	0.157 inch
subject depth	0.571 inch
body length	5.591 inch
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn)
Contact point gender	FEMALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	707VAC V
Durability	25 Cycles
Filter function	NO
Insulation resistance	1000000 Ω
Insulator color	NATURAL
insulator material	GLASS FILLED POLYETHYLENE
JESD-609 code	e3
Plug contact pitch	0.033 inch
Mixed contacts	NO
Installation option 1	LATCH & EJECT
Installation option 2	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	4
Number of rows loaded	2
Maximum operating temperature	85 °C
Minimum operating temperature	-55 °C
Options	GENERAL PURPOSE
PCB contact pattern	STAGGERED
PCB contact row spacing	1.6 mm
Plating thickness	30u inch
Rated current (signal)	0.75 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.11 inch
Terminal pitch	0.85 mm
Termination type	SOLDER
Total number of contacts	288
UL Flammability Code	94V-0

Nickor Zuo

Winston Zhu

Nickor Zuo

2013/05/29

2020/05/11

ELX-DG-36965-1

Released

PDS: Rev :M

STATUS:Released

Printed: May 11, 2020

Experience sharing: I studied the Stellaris data book carefully over the weekend and finally learned how to use external SDRAM: I studied the data book carefully over the weekend, understood and comprehended the clues in it, and finally found the answer.Afterwards, I felt that the answer was very simple, because people who mig...; zhdphao Microcontroller MCU

[ST Motor Kit Review] III. Advanced Tasks and Default Tasks: [i=s]This post was last edited by whoislj on 2018-6-25 10:02[/i] [size=4]Thanks to ST and EEworld for allowing me to participate in the evaluation of the motor kit. This post mainly talks about the di...; whoislj stm32/stm8

SDRAM VHDL, Verilog IP core with description: Absolutely practical SDRAM controller code...; wenhuawu FPGA/CPLD

Interrupt handling: I have roughly understood the principle and processing flow, but can anyone give me a specific process? That is, how can I add my own interrupt in my system?...; 123000 Embedded System

Problems encountered during ads2020 installation: I had installed the 201601 version before, but the license was not usable, so I downloaded the ads2020 version from Teacher Wu Chuanbin. After installing it according to his tutorial, I couldn't open ...; EvanF RF/Wirelessly

The main process of designing circuits using high-level languages: When designing circuits with high-level languages, the main process is as follows: VHDL stands for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language. Translated into Chinese, it...; settleinsh FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components