EEWORLDEEWORLDEEWORLD

Part Number

Search

25F-002-24F

Description
Interconnection Device
CategoryThe connector    The connector   
File Size281KB,1 Pages
ManufacturerAries Electronics
Download Datasheet Parametric View All

25F-002-24F Overview

Interconnection Device

25F-002-24F Parametric

Parameter NameAttribute value
Reach Compliance Codecompli
Other features25 CONTACT; HEADER: NYLON, 94-HB; D-SUBMINIATURE: THERMOPLASTIC, 94V-0, CABLE, 28 AWG, FEMALE-MALE
Connector typeINTERCONNECTION DEVICE
Base Number Matches1
DIP and D Subminiature Jumpers
Features:
• Aries offers a wide array of DIP/D Subminiature jumper configura-
tions and wiring possibilities for all your programming needs.
• Reliable, electronically tested solder connections.
• Cable is potted to provide strain relief.
• Protective covers are also provided on headers.
• 10-color cable allows for easy identification and tracing.
• 9 pin “D” connector available with 8 or 14 pin header.
• 15 pin “D” connector available with 14 or 16 pin header.
• 25 pin “D” connector available with 24 pin header.
• 37 pin “D” connector available with 40 pin header.
• 50 pin “D” connector available with two 24 pin headers.
• Consult factory for jumper lengths under 2.000 [50.80].
HEADER Specifications:
• Header body is red UL 94-HB Glass-filled Nylon. Consult factory
for UL 94V-0 rated material.
• Header pins are Brass, 1/2 hard.
• Header pin plating is 10µ [.25µm] min. Gold per MIL-G-45204 over
50µ [1.27µm] min. Nickel per QQ-N-290.
D-SUBMINIATURE CONNECTOR SPECIFICATIONS:
• Insulator is UL 94V-0 flame-retardant thermoplastic.
• Contacts are Copper Alloy.
• Contact plating is 100µ [2.54µm] min. Gold over Nickel.
CABLE SPECIFICATIONS:
• Insulation is UL Style 2697 Polyvinyl Chloride (PVC).
• Laminate is clear PVC, self-extinguishing.
• Conductors are 28 AWG, 7/36 strand, Tinned Copper per
ASTM B 33.
• Current rating=1 Amp @ 10°C [50°F] above ambient.
• Voltage rating=300 Volts.
• Temperature rating=176°F [80°C].
• Capacitance=13.0 pf/ft. [42.7pf/meter] nominal @1 MHz.
• Crosstalk: 10’ sample, 5 ns rise time with 2 lines driven.
Near end=4.7%; Far end=4.3% nominal.
• Propagation delay=1.5 ns/ft. [4.9 ns/meter] nominal.
• Insulation resistance=1010 Ohms (10 ft. [3 meters] min.).
Mounting Considerations:
•Suggested PCB hole size=.033 ± .002 [.86 ± .05].
Note: Aries specializes in custom design and production. In addition to
the standard products shown on this page, special materials, platings,
sizes, and configurations can be furnished, depending on quantities.
Aries reserves the right to change product specifications without notice.
ORDERING INFORMATION
XXX-XXX-XXX
No. of contacts
(“D” connector)
M=male “D”
connector
F=female “D”
connector
Termination style
(A, B, C, D, E, or M,
F for male or female
“D” connector)
No. of termination
contacts
Cable length in inches:
“D” to DIP=2” [50.80mm] min/.Ex: 2” = -002-/ 2.5”= -002.5-
“D” to “D”=3” [76.20mm] min/.Ex: 3” = -002-/ 3.5”= -003.5-
HEADER
DETAIL
“C”
A
LL DIMENSIONS
:
INCHES
[
MILLIMETERS
]
All tolerances ± .005 [.13]
unless otherwise specified
“L” ± .125
Numbers
shown pin side
for reference
only.
“B”=(NO. OF PINS PER ROW - 1) X .100 [2.54]
“C”=.390 8-16 PIN DIP; .690 24-48 PIN DIP
“D”= .300 8-16 PIN DIP; .600 24-48 PIN DIP
“D”
±.003
A”=(NO. OF PINS PER ROW X .100 [2.54]) + .095 [2.41]
STYLE A
“L” ± .125
See Data Sheet
11017 for other
configurations
and additional
information.
STYLE B
CABLE DETAIL
“W”=(NO. OF CONDUCTORS X .050 [1.27]) + .005 [.08]
“Y”=(NO. OF CONDUCTORS - 1) X .050 [1.27]
http://www.arieselec.com • info@arieselec.com
NORTH AMERICA
Frenchtown, NJ USA
TEL: (908) 996-6841
FAX:(908) 996-3891
ABCDEFG
EUROPE
TEL: +44 870 240 0249
FAX: +44 871 919 6033
europe@arieselec.com
11016
REV.E
PRINTOUTS OF THIS DOCUMENT MAY BE OUT OF DATE AND SHOULD BE CONSIDERED UNCONTROLLED
Help with FPGA pin setting issues
I only know that the vccio of the jtag bank needs to be connected to the power supply and the core needs to be powered, but does it need to be powered on if it is not in that bank? Does the core also ...
lixinsir FPGA/CPLD
A PDIUSBD12 question
My connection is as follows: DATA0-DATA7 P0 (AT89C51RC) ALE GND CS_N connected to the chip select output of 74LS138 SUSPEND floating CLKOUT floating INT_N P3.3 (INT1 of AT89C51RC) RD, WR RD, WR (AT89C...
vv0147 Embedded System
Quadcopter control algorithm, design principle data
I have compiled some information about the quadcopter for you. Because the attachments are too large, they are not fully uploaded. This includes some information from Renesas. Some attachments are in ...
倬彼昊天 Electronics Design Contest
About PAL output display problem
[backcolor=rgb(239, 245, 249)]For 50Hz analog video, it is converted into digital format and then input into FPGA. After adding some algorithms, it controls the output. Now, for some reasons, I cannot...
3008202060 FPGA/CPLD
FPGA22 Example (VHDL)
FPGA27 Example (VHDL) Contents: 1, 8.2 LED Control VHDL Program and Simulation 2004.8 Modification 2, 8.2 LED Control VHDL Program and Simulation.doc 3, 8.3 LCD Control VHDL Program and Simulation 200...
liwenqi FPGA/CPLD
How to improve the use of datagrid, a novice question
Now every time I insert data, I have to read the data from the database and refresh the DATAGRID to improve the speed. Is there a better way? PPC program...
pkvpk Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1836  2023  1175  347  1104  37  41  24  7  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号