5SGXMA7N3F45C2N datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5SGXMA7N3F45C2N

5SGXMA7N3F45C2N: Descriptionfpga - field programmable gate array fpga - stratix V GX 2560 labs 840 ios; CategoryProgrammable logic devices Programmable logic; File Size406KB，21 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5SGXMA7N3F45C2N Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXMA7N3F45C2N	-	-	View	Buy Now

5SGXMA7N3F45C2N Overview

fpga - field programmable gate array fpga - stratix V GX 2560 labs 840 ios

5SGXMA7N3F45C2N Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Altera (Intel)
package instruction	FBGA-1932
Reach Compliance Code	compliant
ECCN code	3A001.A.7.A
JESD-30 code	S-PBGA-B1932
length	45 mm
Configurable number of logic blocks	23472
Number of entries	840
Number of logical units	622000
Output times	840
Number of terminals	1932
Maximum operating temperature	85 °C
Minimum operating temperature
organize	23472 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA1932,44X44,40
Package shape	SQUARE
Package form	GRID ARRAY
power supply	0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	3.9 mm
Maximum supply voltage	0.93 V
Minimum supply voltage	0.87 V
Nominal supply voltage	0.9 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	45 mm

Preview

Download Datasheet

View All

2014.04.08

Stratix V Device Overview

Send Feedback

SV51001

Many of the Stratix

V devices and features are enabled in the Quartus

II software version 13.0. The

remaining devices and features will be enabled in future versions of the Quartus II software.

Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property

(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices

optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,

low-cost path to HardCopy

V ASICs.

Related Information

•

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

•

Upcoming Stratix V Device Features

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that

require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications

systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX

channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for high-

performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and

traffic management found in wireline, military communications, and network test equipment markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or

1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data

rate capability. These transceivers also support backplane and optical interface applications. These devices

and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other

words and logos identified as trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor products to current specifications in accordance with

Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes

no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly

agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published

information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Programmable measurement amplifier PGA circuit principle diagram

CD4520, CD4511, CD4067 digital display automatic inspection circuit diagram

B690-1 type bullhead planer electrical schematic circuit

Decoder integrated circuit TC9150

Simple walkie-talkie transmitter circuit

Small indoor duplex communication cordless telephone circuit diagram

A new semester is about to begin. What should EE_FPGA do?: Time flies, a new school year is about to begin. I wish you all a happy new semester!...; chenzhufly FPGA/CPLD

[Complex discussion on serial port usage] Asking for advice on how to send float data using C2000~~ Urgent! Urgent! Urgent!: Dear forum friends, I have recently been looking at how to use C2000 to send float type data. The function I want to achieve is as follows: the host computer (serial port assistant) sends four data in...; yue621 Microcontroller MCU

Which modules can be purchased online and which ones must be made by yourself? Are there any restrictions?: [i=s]This post was last edited by paulhyde on 2014-9-15 03:45[/i] Which modules can be purchased online for the electric race, and which ones must be made by yourself? Are there any restrictions?...; 简单一生 Electronics Design Contest

How to Practice C Language Embedded System Programming: [[i] This post was last edited by daicheng on 2008-10-22 18:30[/i]]...; daicheng Programming Basics

My FFT is initially done: System composition: F28035 (analog part damaged) + ADS8332 + TFT LCD I tried TI's FFT library for the first time. It is really simple, but it takes up a lot of memory. Later I found one on the Interne...; dontium Analogue and Mixed Signal

How to implement the standard power saving mode of WINCE6.0?: The driver has already done the power management. Is the default sleep mode: the system will automatically sleep after 3 minutes of inactivity? Does the application need to restart the sleep time if i...; qzhp Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components