EEWORLDEEWORLDEEWORLD

Part Number

Search

5AGXBB7D4F40C5N

Description
fpga - field programmable gate array fpga - arria V GX 19024 labs 704 ios
Categorysemiconductor    Other integrated circuit (IC)   
File Size537KB,39 Pages
ManufacturerAltera (Intel)
Environmental Compliance  
Download Datasheet Parametric View All

5AGXBB7D4F40C5N Online Shopping

Suppliers Part Number Price MOQ In stock  
5AGXBB7D4F40C5N - - View Buy Now

5AGXBB7D4F40C5N Overview

fpga - field programmable gate array fpga - arria V GX 19024 labs 704 ios

5AGXBB7D4F40C5N Parametric

Parameter NameAttribute value
ManufactureAlte
Product CategoryFPGA - Field Programmable Gate Array
RoHSYes
ProducArria V GX
Number of Logic Elements504000
Number of Logic Array Blocks - LABs19024
Total Memory27046 kbi
Number of I/Os704
Operating Supply Voltage0.85 V, 1.1 V, 1.15 V
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseFBGA-1517
Data Rate6.5536 Gbps
Embedded Block RAM - EBR2906 kbi
M10K Memory24140 kbi
Maximum Operating Frequency800 MHz
Minimum Operating Temperature0 C
Number of Transceivers9
PackagingTray
Factory Pack Quantity21
2013.12.26
Arria V Device Overview
Subscribe
Send Feedback
AV-51001
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging from
the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-range FPGA
bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Related Information
Arria V Device Handbook: Known Issues
Lists the planned updates to the
Arria V Device Handbook
chapters.
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its class
• Built on TSMC's 28 nm process technology and includes an
abundance of hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous
generation device
• Lowest power transceivers of any midrange family
• 8-input adaptive logic module (ALM)
• Up to 38.38 megabits (Mb) of embedded memory
• Variable-precision digital signal processing (DSP) blocks
• Serial data rates up to 12.5 Gbps
• Hard memory controllers
Improved logic integration and
differentiation capabilities
Increased bandwidth capacity
Hard processor system (HPS) with
• Tight integration of a dual-core ARM Cortex-A9 MPCore
®
integrated ARM Cortex -A9 MPCore
processor, hard IP, and an FPGA in a single Arria V system-on-
processor
a-chip (SoC)
• Supports over 128 Gbps peak bandwidth with integrated data
coherency between the processor and the FPGA fabric
©
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Bean sprout automatic watering controller
As shown in the figure, this is the bean sprout automatic watering control circuit. The controller consists of a step-down rectifier circuit, a power failure notification device (IC3), a timing contro...
探路者 Mobile and portable
About Passive Filtering
Disadvantages of passive filters: poor load capacity, no amplification effect, unsatisfactory characteristics, shallow edges, and mutual influence of various levels. RC Filtering 1. Selection of C val...
fish001 Energy Infrastructure?
Add heat dissipation and screen to ART-Pi
[i=s]This post was last edited by Digital Leaf on 2021-10-6 18:25[/i]The evaluation of ART-Pi has ended, and I have been able to keep the board, so I can start tinkering with it without any worries. T...
数码小叶 Real-time operating system RTOS
Technology Explanation
[size=5][b]Discussion based on the course Texas Instruments DLP ? 3D Machine Vision Technology Seminar [url=https://training.eeworld.com.cn/course/3522]https://training.eeworld.com.cn/course/3522[/url...
1298015157@qq Talking
ADI MEMS promotes the development of inclination monitoring, answer questions and win gifts!
ADI MEMS promotes the development of inclination monitoring. Answer the questions to win prizes! Let's start~Click here to enter the eventTilt sensing uses the gravity vector and its projection on the...
EEWORLD社区 Industrial Control Electronics
I want to make a circuit that outputs three states, please help
Oh my god, please help me, thank youIt is difficult to meet both high impedance and low level 2V output at the same time...
kaka009 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2520  710  1973  2880  2767  51  15  40  58  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号