EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXMA7K2F35C2N

Description
fpga - field programmable gate array fpga - stratix V GX 2560 labs 432 ios
Categorysemiconductor    Other integrated circuit (IC)   
File Size406KB,21 Pages
ManufacturerAltera (Intel)
Environmental Compliance  
Download Datasheet Parametric View All

5SGXMA7K2F35C2N Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGXMA7K2F35C2N - - View Buy Now

5SGXMA7K2F35C2N Overview

fpga - field programmable gate array fpga - stratix V GX 2560 labs 432 ios

5SGXMA7K2F35C2N Parametric

Parameter NameAttribute value
ManufactureAlte
Product CategoryFPGA - Field Programmable Gate Array
RoHSYes
ProducStratix V GX
Number of Logic Elements622000
Number of Logic Array Blocks - LABs234720
Total Memory57.16 Mbi
Number of I/Os432
Operating Supply Voltage0.85 V
Maximum Operating Temperature+ 70 C
Mounting StyleSMD/SMT
Package / CaseFBGA-1152
Data Rate14.1 Gbps
Embedded Block RAM - EBR7.16 Mbi
Minimum Operating Temperature0 C
Number of Transceivers36
PackagingTray
Factory Pack Quantity24
2014.04.08
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Many of the Stratix
®
V devices and features are enabled in the Quartus
®
II software version 13.0. The
remaining devices and features will be enabled in future versions of the Quartus II software.
Altera’s 28-nm Stratix V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual property
(IP) blocks. With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices
optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-risk,
low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Upcoming Stratix V Device Features
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications that
require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communications
systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and GX
channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for high-
performance, high-bandwidth applications such as 40G/100G optical transport, packet processing, and
traffic management found in wireline, military communications, and network test equipment markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18 or
1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps data
rate capability. These transceivers also support backplane and optical interface applications. These devices
©
2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Share MSP430 serial port settings tips
Given a BRCLK clock source, the baud rate is used to determine the factor N that needs to be divided: N = fBRCLK/Baudrate The division factor N is usually a non-integer value, so at least one divider ...
fish001 Microcontroller MCU
EEWORLD University Hall----Live Replay: A Brief Discussion on Microchip's FPGA Products and Smart Embedded Vision Solutions
Live replay: A brief discussion on Microchip's FPGA products and intelligent embedded vision solutions : https://training.eeworld.com.cn/course/5568...
hi5 FPGA/CPLD
Attendance Machine
[i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:59 [/i] Implemented with 51...
navigat Mobile and portable
MicroPython 1.18 released
There have been 335 commits since the last release on September 2, 2021, averaging about 2.5 commits per day.The full changelog can be found at https://micropython.org/resources/micropython-ChangeLog....
dcexpert MicroPython Open Source section
Last day: Let's play together, AI development board based on Allwinner R329 chip
The last day to apply, the Allwinner R329 development board worth 299 yuan is waiting for you to take away, let's play togetherhow to apply (1) ReadR329 Tutorial 1 | Zhouyi AIPU Deployment and Simulat...
EEWORLD社区 Domestic Chip Exchange
SOS: Clock Problem
I would like to ask you a question:Can I output ACLK on other IO pins? For example, P6.0?If not, if I want to output a clock signal on a pin, can I only use timerA?:confused::confused:...
szhgx26 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1801  1419  2798  367  1012  37  29  57  8  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号