or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1009
Introduction_01.4
Introduction
LatticeXP2 Family Data Sheet
Introduction
LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architec-
ture referred to as flexiFLASH.
The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with
FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live
Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.
The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low
cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked
Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.
Lattice Diamond
®
design software allows large and complex designs to be efficiently implemented using the
LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis
tools. The Diamond software uses the synthesis tool output along with the constraints from its floor planning tools
to place and route the design in the LatticeXP2 device. The Diamond tool extracts the timing from the routing and
back-annotates it into the design for timing verification.
Lattice provides many pre-designed Intellectual Property (IP) LatticeCORE™ modules for the LatticeXP2 family. By
using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,
increasing their productivity.
1-2
LatticeXP2 Family Data Sheet
Architecture
March 2014
Data Sheet DS1009
Architecture Overview
Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-
spersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-
DSP™ Digital Signal Processing blocks as shown in Figure 2-1.
On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks.
In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™
peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the con-
figuration SRAM. With this technology, expensive external configuration memory is not required, and designs are
secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via
wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many
applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory
Blocks at user request.
There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building
blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic
and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be imple-
mented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used
per row.
LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit
memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addi-
tion, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumu-
lators, which are the building blocks for complex signal processing capabilities.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the
LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards.
PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic
also includes pre-engineered support to aid in the implementation of high speed source synchronous standards
such as 7:1 LVDS interfaces, found in many display applications, and memory interfaces including DDR and DDR2.
The LatticeXP2 registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is
configured, the device enters into user mode with these registers SET/RESET according to the configuration set-
ting, allowing device entering to a known state for predictable system function.
Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four
General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.
The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates
and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a
sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided
between banks two and three.
This family also provides an on-chip oscillator. LatticeXP2 devices use 1.2V as their core voltage.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
I am still in school and I have to write a graduation thesis. I really want to do a project related to aviation because the school has a real machine for research. My instructor suggested that I could...
I made a board with STM32F103VB. I have connected the power, reset, BOOT0 and BOOT1, and JTAG ports, but not the crystal oscillator. I ran a small program with the internal 8M crystal oscillator and e...
Let me describe the problem first: Now there is a USB device with a driver disk. I need to make a client program to capture the data transmitted by the device through USB. That is to complete the comm...
I used a CF card as the boot disk and copied nk.bin to the CF card. I used the local download of loadcepc to load the nk.bin generated by the cepc option in the pb platform into the embedded memory. T...
When compiling U-BOOT, the following errors occur. What is the reason? make[1]: *** [.depend] Error 1 make[1]: Leaving directory `/root/Desktop nux/u-boot-1.1.6/cpu/arm920t' make: *** [cpu/arm920t/sta...
Dual-mode inverters can operate both in conjunction with the grid and independently. These inverters can inject excess energy from renewable energy and storage devices into the grid, and withdraw p...[Details]
There are many different ways of human-computer interaction. The more common ones are listed below:
Mouse interaction: Using a mouse to operate a computer and interact was the most common human...[Details]
Electric motors and internal combustion engines of the same power have similar torque levels. High power requires high torque, and torque determines a vehicle's acceleration speed, commonly known a...[Details]
summary
There are multiple approaches to making industrial systems more intelligent, including applying artificial intelligence (AI) technology at the edge and in the cloud to sensor...[Details]
Amidst the wave of intelligent automotive transformation, advanced driver assistance is gradually emerging from cutting-edge technology into the mainstream, becoming a new frontier of industry comp...[Details]
As the scale and business applications of national e-government networks continue to expand, the data and services transmitted over them are becoming increasingly sensitive and critical. To protect...[Details]
introduction
Sonar imaging is of great significance in marine resource development and defense. Its long range, intuitive display of the observed area, and target identification make it widely...[Details]
There are basically three causes of spontaneous combustion of electric vehicles: The first is that the battery components are punctured or suffer fatal damage due to a collision accident, and part ...[Details]
Normally, we determine our location and where we want to go by comparing our surroundings with observation and simple GPS tools. However, this kind of reasoning is very difficult for self-driving c...[Details]
Charging is a familiar process for new energy vehicles, and as a source of battery energy, charging piles are crucial. New energy vehicle charging can be divided into fast charging and slow chargin...[Details]
Coal mines typically contain gas and coal dust. When gas and coal dust reach a certain concentration, they can cause explosions. Electrical equipment generates arcs during normal operation or durin...[Details]
Compared to cloud databases, minicomputers are purpose-built for decentralized, rugged computing at the edge of the network. By moving applications, analytics, and processing services closer to the...[Details]
Chinese characters are extensive and profound, and there are many different names for ESD tubes. How many of them do you know?
As far as I know, ESD diodes are currently known as ESD p...[Details]
During daily operation of an R-type power transformer, the voltage used varies as the equipment being used adjusts. This raises the question: can the transformer change voltage at this point? The a...[Details]
Bosch has released a new SoC series to support L2+ advanced driver assistance functions. The chip integrates high resolution and long-range detection capabilities, and has built-in support for neur...[Details]
MCU
京公网安备 11010802033920号
EEWORLD
