EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LCMXO2-7000HC-6BG256C

Description
fpga - field programmable gate array 6864 luts 207 I/O 3.3V 6 speed
Categorysemiconductor    Other integrated circuit (IC)   
ManufacturerAll Sensors
Environmental Compliance  
Download Datasheet Parametric View All

LCMXO2-7000HC-6BG256C Online Shopping

Suppliers Part Number Price MOQ In stock  
LCMXO2-7000HC-6BG256C - - View Buy Now

LCMXO2-7000HC-6BG256C Overview

fpga - field programmable gate array 6864 luts 207 I/O 3.3V 6 speed

LCMXO2-7000HC-6BG256C Parametric

Parameter NameAttribute value
ManufactureLattice
Product CategoryFPGA - Field Programmable Gate Array
RoHSYes
ProducMachXO2
Number of Logic Elements6864
Number of Logic Array Blocks - LABs858
Total Memory550 kbi
Number of I/Os206
Operating Supply Voltage2.5 V/3.3 V
Maximum Operating Temperature+ 70 C
Mounting StyleSMD/SMT
Package / CaseBGA-256
Distributed RAM54 kbi
Embedded Block RAM - EBR240 kbi
Maximum Operating Frequency388 MHz
Minimum Operating Temperature0 C
Operating Supply Curre189 uA
PackagingTray
Factory Pack Quantity119
User Flash Memory - UFM256 kbi
POS operating system: for Cortex-M0 development board
1 Introduction Personal Operating System V0.3 (POS) is a small multi-tasking embedded operating system for ARM's Cortex-M0 core microcontroller. The system is simple in design and easy to use. It can ...
engineer_wubin NXP MCU
I would like to ask about the installation and cracking of Altium.Designer.v6.9. It is very frustrating to install it! Please give me some advice! Thank you very much!
I installed Altium.Designer.v6.9, and after cracking it, I kept getting the message "The target machine actively refused, unable to connect". I reinstalled and cracked it many times, and tried using d...
jewel2004tj Embedded System
How to consider and design ESD of RF modules?
When hardware engineers design products, ESD immunity is an important consideration. Static electricity is harmful to most electronic products, and RF modules are more sensitive to static electricity....
火辣西米秀 Wireless Connectivity
Verilog module content
The port of the module declares the input and output ports of the module. Its format is as follows:module module name (port 1, port 2, port 3, port 4, ………);module content:the content of the module inc...
至芯科技FPGA大牛 FPGA/CPLD
Show off what I received recently
I have received a lot of stuff from the forum recently. I was not at the company last week, so I didn't go to pick up the express parcels. Today I got them all at once. First, the tool set.You can und...
lonerzf Talking
Share interactive Q&A with TI experts | Design and optimization of buck-boost charging chip compatible with USB-PD protocol
[i=s]This post was last edited by qwqwqw2088 on 2020-8-17 11:36[/i]...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1921  1650  385  1364  1907  39  34  8  28  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号