EEWORLDEEWORLDEEWORLD

Part Number

Search

935324862557

Description
RISC Microcontroller
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size1MB,109 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric View All

935324862557 Overview

RISC Microcontroller

935324862557 Parametric

Parameter NameAttribute value
Objectid8367129876
package instruction,
Reach Compliance Codeunknown
JESD-609 codee3
Humidity sensitivity level3
Peak Reflow Temperature (Celsius)260
Terminal surfaceTIN
Maximum time at peak reflow temperature40
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER, RISC
NXP Semiconductors
Data Sheet: Technical Data
Document Number: MPC5604BC
Rev. 14, 11/2017
MPC5604B/C
MPC5604B/C
Microcontroller Data Sheet
208 MAPBGA (17 x 17 x 1.7 mm)
144 LQFP (20 x 20 x 1.4 mm)
100 LQFP (14 x 14 x 1.4 mm)
64 LQFP (10 x 10 x 1.4 mm)
Features
• Single issue, 32-bit CPU core complex (e200z0)
– Compliant with the Power Architecture
®
embedded
category
– Includes an instruction set enhancement allowing
variable length encoding (VLE) for code size footprint
reduction. With the optional encoding of mixed 16-bit
and 32-bit instructions, it is possible to achieve
significant code size footprint reduction.
• Up to 512 KB on-chip code flash supported with the flash
controller and ECC
• 64 (4 × 16) KB on-chip data flash memory with ECC
• Up to 48 KB on-chip SRAM with ECC
• Memory protection unit (MPU) with 8 region descriptors
and 32-byte region granularity
• Interrupt controller (INTC) with 148 interrupt vectors,
including 16 external interrupt sources and 18 external
interrupt/wakeup sources
• Frequency modulated phase-locked loop (FMPLL)
• Crossbar switch architecture for concurrent access to
peripherals, flash memory, or RAM from multiple bus
masters
• Boot assist module (BAM) supports internal flash
programming via a serial link (CAN or SCI)
• Timer supports input/output channels providing a range of
16-bit input capture, output compare, and pulse width
modulation functions (eMIOS-lite)
• 10-bit analog-to-digital converter (ADC)
• 3 serial peripheral interface (DSPI) modules
• Up to 4 serial communication interface (LINFlex)
modules
• Up to 6 enhanced full CAN (FlexCAN) modules with
configurable buffers
• 1 inter IC communication interface (I
2
C) module
• Up to 123 configurable general purpose pins supporting
input and output operations (package dependent)
• Real Time Counter (RTC) with clock source from128 kHz
or 16 MHz internal RC oscillator supporting autonomous
wakeup with 1 ms resolution with max timeout of 2
seconds
• Up to 6 periodic interrupt timers (PIT) with 32-bit counter
resolution
• 1 System Module Timer (STM)
• Nexus development interface (NDI) per IEEE-ISTO
5001-2003 Class Two Plus standard
• Device/board boundary Scan testing supported with per
Joint Test Action Group (JTAG) of IEEE (IEEE 1149.1)
• On-chip voltage regulator (VREG) for regulation of
input supply for all internal levels
NXP reserves the right to change the production detail specifications as may be
required to permit improvements in the design of its products.
EEWORLD University - Debugging ARM Cortex-M Applications with Atmel Studio 6
Debugging ARM Cortex-M Applications with Atmel Studio 6 : https://training.eeworld.com.cn/course/458Through a simple project, see the debugging capabilities of Atmel Studio 6 in the system....
dongcuipin Embedded System
Learn Analog + Notes on Chapter 2 Equivalent Circuit Derivation of the Operational Amplifier Noise Optimization Handbook
[i=s] This post was last edited by dontium on 2015-1-23 11:24 [/i] [align=left]The following is a brief process of converting current noise into voltage noise: [/align] The op amp current noise circui...
lonerzf Analogue and Mixed Signal
Does anyone have a debugged VHDL program for the ONE-WIRE interface?
Dear experts, if anyone has a debugged VHDL program for the ONE-WIRE interface, please share it with me!...
eeleader FPGA/CPLD
Basic knowledge questions and answers about operational amplifiers
I saw this on the Internet and thought it was good, so I posted it on the forum to share. I don't know if anyone else has shared it before. If so, please notify the moderator or just delete it. I'll p...
xiaoding18 Analog electronics
ADuc7026 Learning-I/O
[i=s] This post was last edited by dj狂人 on 2015-1-8 16:31 [/i] Before we start to talk about how to operate the I/O of ADuc7026, let's talk about the things we need to pay attention to in programming....
dj狂人 ADI Reference Circuit
Is anyone doing data collection?
I am using FPGA for data acquisition. The specific idea is as follows: The front-end analog signal enters low-pass filtering, then converts single-ended to differential, and then sends it to 12bit/80M...
cuianbin FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 217  953  2383  274  2801  5  20  48  6  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号