EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3373AC-1E9-28NX222.750000X

Description
LVPECL Output Clock Oscillator, 222.75MHz Nom,
CategoryPassive components    oscillator   
File Size851KB,17 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3373AC-1E9-28NX222.750000X Overview

LVPECL Output Clock Oscillator, 222.75MHz Nom,

SIT3373AC-1E9-28NX222.750000X Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7309880631
Reach Compliance Codecompliant
Factory Lead Time32 weeks
Other featuresCOMPLEMENTARY OUTPUT; TR
Maximum control voltage2.52 V
Minimum control voltage0.28 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate360 ppm
frequency stability35%
JESD-609 codee4
linearity1%
Installation featuresSURFACE MOUNT
Nominal operating frequency222.75 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVPECL
Output load15 pF
physical size7.0mm x 5.0mm x 0.85mm
Maximum supply voltage3.08 V
Minimum supply voltage2.52 V
Nominal supply voltage2.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3373
220 MHz to 725 MHz Ultra-low Jitter Differential VCXO
Description
The
SiT3373
is a 220.000001 MHz to 725 MHz
differential MEMS VCXO engineered for low-jitter
applications. Utilizing SiTime’s unique DualMEMS
®
temperature
sensing
and
TurboCompensation
®
technology, the SiT3373 delivers exceptional dynamic
performance by providing resistance to airflow, thermal
gradients, shock and vibration. This device also
integrates multiple on-chip regulators to filter power
supply noise, eliminating the need for a dedicated
external LDO.
The SiT3373 can be factory programmed for any
combination of frequency, stability, voltage, output
signaling, and pull range. Programmability enables
designers to optimize clock configurations while
eliminating long lead times and customization costs
associated with quartz devices where each frequency is
custom built.
The wide frequency range and programmability makes
this device ideal for telecom, networking, and industrial
applications that require a variety of pullable frequencies
and operate in noisy environments.
Refer to
Manufacturing Notes
for proper reflow profile,
tape and reel dimension, and other manufacturing
related information.
Features
Any frequency between 220.000001 MHz and 725 MHz
accurate to 6 decimal places
(For frequencies 1 MHz to 220 MHz, refer
to
SiT3372)
Widest pull range options: ±25, ±50, ±80, ±100, ±150,
±200, ±400, ±800, ±1600, ±3200 ppm
0.225 ps RMS phase jitter (typ) over 12 kHz to 20 MHz
bandwidth
Frequency stability as low as
±15
ppm
Wide temperature range support from -40°C to 105°C
Industry-standard packages: 7.0 x 5.0 mm,
5.0 x 3.2 mm, 3.2 x 2.5 mm packages
Applications
Cable Modem Termination System (CMTS), Video,
Broadcasting System, Audio, Industrial Sensors,
Remote Radio Head (RRH)
SATA, SAS, 10/40/100/400 Gbps Ethernet, Fibre Channel,
PCI-Express
Optical Transport Network (OTN)
Block Diagram
3.2 x 2.5 mm Package Pinout
VIN
NC
GND
1
6
VDD
OUT-
OUT+
2
5
3
4
Figure 1. SiT3373 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 6
for Pin Descriptions)
Rev 1.07
20 July 2021
www.sitime.com
Wireless intelligent anti-theft alarm system HYK-588KD
Keyboard operation, easy to use, more convenient to set up, wireless remote control arming and disarming, and can disarm and automatically arm by phone, intelligent dialing all card phones, internatio...
rain MCU
DSP's realization of Chinese characters and graphics superposition
[size=4][color=#252525]I would like to share a note from many years ago to show you how to combine digital and analog to create some innovations. Only by truly digesting and absorbing the principles a...
Jacktang DSP and ARM Processors
Why is the DSP hot when powered on? All voltages are normal
I have just made a DSP+FPGA development board, but after a few minutes of powering on, the DSP chip is very hot without running the program. After a while, the FPGA is also very hot. What is the reaso...
liujia080211114 DSP and ARM Processors
VHDL Description of Frequency Divider
In digital circuits , it is often necessary to divide a higher frequency clock to obtain a lower frequency clock signal . We know that clock signals are very important in hardware circuit design . Bel...
eeleader FPGA/CPLD
OS issues on MSP430
When running UCOS with MSP430F149, the following prompt appears. I did not enter low power mode. I don't understand why. Can anyone help me? CPU is off (Low Power Mode) and interrupt are disa××ed! Can...
twp90 Embedded System
STM32 FreeModbus transplantation detailed process
FreeModbus transplantation experience sharing 1 Why transplant Freemodbus Why transplant Freemodbus, this question needs to be answered from two aspects. First, modbus is a very good application layer...
莫妮卡 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2882  1523  1579  1514  82  59  31  32  2  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号