WM8945ECS/R datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> WM8945ECS/R

WM8945ECS/R: Descriptioninterface - codecs mono low power codec w/video buffer; Categorysemiconductor Other integrated circuit (IC); File Size2MB，170 Pages; ManufacturerAll Sensors; Environmental Compliance

Download Datasheet Parametric View All

WM8945ECS/R Overview

interface - codecs mono low power codec w/video buffer

WM8945ECS/R Parametric

Parameter Name	Attribute value
Manufacture	Wolfson Microelectronics
Product Category	Interface - CODECs
RoHS	Yes
Type	Audio CODEC, Mono Low Powe
Resoluti	24 bi
Conversion Rate	48 kHz
Interface Type	Serial 2-Wire (I2C), 3-Wire (SPI), 4-Wire (SPI)
Number of ADCs	1
Number of DACs	1
Maximum Operating Temperature	+ 85 C
Mounting Style	SMD/SMT
Package / Case	WCSP-36
Packaging	Reel
Minimum Operating Temperature	- 40 C
SNR	94 dB ADC/96 dB DAC

Preview

Download Datasheet

View All

DESCRIPTION

The WM8945 is a highly integrated low power hi-fi CODEC

designed for portable devices such as digital still cameras.

Up to 4 analogue inputs may be connected; a digital microphone

interface is also provided. Flexible output mixing options support

single-ended and differential configurations, with outputs derived

from the digital audio paths or from analogue bypass paths.

Mono line output and mono BTL headphone/speaker drive is

supported.

Flexible digital mixing and powerful DSP functions are available.

Programmable filters and other processes may be applied to the

ADC or DAC signal paths. The DSP functions include 5 notch

filters, 5-band EQ, dynamic range control and the Wolfson

ReTune™ feature.

The ReTune™ feature is a sophisticated digital filter that can

compensate for imperfect characteristics of the housing,

loudspeaker or microphone components in an application. The

ReTune™ algorithm can provide acoustic equalisation and

selective phase (delay) control of specific frequency bands.

The WM8945 is controlled via an I2C or SPI interface. Additional

functions include 4-wire Touch Panel controller, Auxiliary ADC,

Digital beep generator, Video buffer, programmable GPIO

functions, Frequency Locked Loop (FLL) for flexible clocking

support and integrated LDO for low noise supply regulation.

The WM8945 is supplied in 36-ball W-CSP package, ideal for

portable systems.

DCVDD

DBVDD

SPKVDD

VBIN

WM8945

Mono Low-Power CODEC with

Video Buffer and Touch Panel Controller

FEATURES



Hi-fi audio CODEC

- 94dB SNR during ADC recording (‘A’ weighted)

- 96dB SNR during DAC playback (‘A’ weighted)

4 analogue audio inputs

Integrated bias reference for electret microphones

Digital microphone interface

Powerful digital mixing / DSP functions:

- 5-notch filters

- 5-band equalizer (EQ)

- ReTune™ parametric filter

- Dynamic range control and noise gate

- Low-pass/High-pass filters

- Direct Form 1 (DF1) programmable digital filter

Digital beep generator

Mono line output

Mono BTL headphone/speaker output driver

I2S digital audio interface - sample rates 8kHz to 48kHz

Frequency Locked Loop (FLL) frequency conversion / filter

Video buffer function

4-wire Touch Panel interface controller

Auxiliary ADC for DC measurement or battery monitoring

Integrated LDO low-noise voltage regulator

36-ball W-CSP package (2.96 x 3.06 x 0.7mm, 0.5mm pitch)



APPLICATIONS



Digital Still Cameras (DSC)

Multimedia phones

VBREFR

VBOUT

AUX1

AUX2

TOUCH PANEL

INTERFACE

AUX ADC

CURRENT MODE

VIDEO BUFFER

WM8945

LINEOUTL

IN1L/DMICDAT

IN2L

Analogue Mic

Mux / PGA

ADC L

ADC /

Record

Digital

Filters

DSP Core

(Re-Tune EQ,

Dynamic Range

Control)

DAC L

-1

DAC

Digital

Filters

OUTPUT

MIXERS

SPKOUTL

DMICDAT

DMICCLK

(GPIO)

Digital Mic

Interface

SPKOUTR

Digital Beep

Generator

DIGITAL AUDIO

INTERFACE

MICBIAS

Reference

LDO

FLL

CONTROL

INTERFACE

GPIO

LDOVOUT

LDOVDD

VMIDC

ADCDAT

DACDAT

LRCLK

BCLK

WOLFSON MICROELECTRONICS plc

To receive regular email updates, sign up

http://www.wolfsonmicro.com/enews

SDA

SCLK

CS/GPIO2

CIFMODE/GPIO3

SDOUT/GPIO4

Production Data, May 2011, Rev 4.1

2011

Wolfson Microelectronics plc

GPIO1

MCLK

GND

WM8945

TABLE OF CONTENTS

Production Data

DESCRIPTION ....................................................................................................... 1

FEATURES ............................................................................................................ 1

APPLICATIONS..................................................................................................... 1

TABLE OF CONTENTS ......................................................................................... 2

BLOCK DIAGRAM ................................................................................................ 5

PIN CONFIGURATION .......................................................................................... 6

ORDERING INFORMATION .................................................................................. 6

PIN DESCRIPTION ................................................................................................ 7

ABSOLUTE MAXIMUM RATINGS ........................................................................ 8

RECOMMENDED OPERATING CONDITIONS ..................................................... 8

THERMAL PERFORMANCE ................................................................................. 9

ELECTRICAL CHARACTERISTICS ................................................................... 10

TERMINOLOGY ............................................................................................................. 13

TYPICAL PERFORMANCE ................................................................................. 14

POWER CONSUMPTION .............................................................................................. 15

AUDIO SIGNAL PATHS DIAGRAM .................................................................... 16

SIGNAL TIMING REQUIREMENTS .................................................................... 17

SYSTEM CLOCK TIMING .............................................................................................. 17

AUDIO INTERFACE TIMING ......................................................................................... 17

MASTER MODE ........................................................................................................................................ 17

SLAVE MODE ........................................................................................................................................... 18

CONTROL INTERFACE TIMING ................................................................................... 19

DEVICE DESCRIPTION ...................................................................................... 22

INTRODUCTION ............................................................................................................ 22

ANALOGUE INPUT SIGNAL PATH ............................................................................... 23

INPUT PGA ENABLE ................................................................................................................................ 24

INPUT PGA CONFIGURATION ................................................................................................................ 24

MICROPHONE BIAS CONTROL .............................................................................................................. 25

INPUT PGA GAIN CONTROL ................................................................................................................... 25

DIGITAL MICROPHONE INTERFACE .......................................................................... 27

ANALOGUE-TO-DIGITAL CONVERTER (ADC) ............................................................ 28

ADC VOLUME CONTROL......................................................................................................................... 28

ADC HIGH PASS FILTER ......................................................................................................................... 31

DSP CORE ..................................................................................................................... 32

DSP CONFIGURATION MODES .............................................................................................................. 32

LOW-PASS / HIGH-PASS FILTER (LPF/HPF) .......................................................................................... 33

5-NOTCH FILTER ..................................................................................................................................... 34

DF1 FILTER............................................................................................................................................... 35

RETUNE FILTER ................................................................................................................................... 35

5-BAND EQ ............................................................................................................................................... 36

DYNAMIC RANGE CONTROL (DRC) ....................................................................................................... 36

SIGNAL ENHANCEMENT REGISTER CONTROLS ................................................................................. 36

DYNAMIC RANGE CONTROL (DRC) ........................................................................... 37

DRC COMPRESSION / EXPANSION / LIMITING ..................................................................................... 38

GAIN LIMITS ............................................................................................................................................. 40

GAIN READBACK ..................................................................................................................................... 41

DYNAMIC CHARACTERISTICS ............................................................................................................... 42

ANTI-CLIP CONTROL ............................................................................................................................... 43

QUICK-RELEASE CONTROL ................................................................................................................... 44

DRC INITIAL VALUE ................................................................................................................................. 44

PD, May 2011, Rev 4.1

Production Data

WM8945

DIGITAL-TO-ANALOGUE CONVERTER (DAC) ............................................................ 45

DAC DIGITAL VOLUME CONTROL.......................................................................................................... 45

DAC AUTO-MUTE ..................................................................................................................................... 48

DAC SLOPING STOPBAND FILTER ........................................................................................................ 48

DIGITAL BEEP GENERATOR ....................................................................................... 49

OUTPUT SIGNAL PATH ................................................................................................ 50

OUTPUT SIGNAL PATHS ENABLE .......................................................................................................... 51

LINE OUTPUT MIXER CONTROL ............................................................................................................ 52

SPEAKER PGA MIXER CONTROL .......................................................................................................... 53

SPEAKER PGA VOLUME CONTROL....................................................................................................... 55

SPEAKER OUTPUT CONTROL................................................................................................................ 57

ANALOGUE OUTPUTS ................................................................................................. 58

LINE OUTPUT ........................................................................................................................................... 58

SPEAKER OUTPUTS................................................................................................................................ 58

EXTERNAL COMPONENTS FOR LINE OUTPUT .................................................................................... 58

LDO REGULATOR ......................................................................................................... 59

REFERENCE VOLTAGES AND MASTER BIAS ........................................................... 61

POP SUPPRESSION CONTROL .................................................................................. 63

DISABLED OUTPUT CONTROL ............................................................................................................... 63

OUTPUT DISCHARGE CONTROL ........................................................................................................... 64

DIGITAL AUDIO INTERFACE ........................................................................................ 65

MASTER AND SLAVE MODE OPERATION ............................................................................................. 65

AUDIO DATA FORMATS .......................................................................................................................... 66

COMPANDING .......................................................................................................................................... 69

LOOPBACK ............................................................................................................................................... 71

DIGITAL PULL-UP AND PULL-DOWN ...................................................................................................... 71

CLOCKING AND SAMPLE RATES................................................................................ 72

DIGITAL MIC CLOCKING ......................................................................................................................... 75

FREQUENCY LOCKED LOOP (FLL) ........................................................................................................ 75

EXAMPLE FLL CALCULATION................................................................................................................. 78

EXAMPLE FLL SETTINGS ........................................................................................................................ 79

VIDEO BUFFER ............................................................................................................. 80

RECOMMENDED VIDEO BUFFER INITIALISATION SEQUENCE .......................................................... 82

AUXILIARY ADC ............................................................................................................ 83

AUXADC CONTROL ................................................................................................................................. 83

AUXADC INPUT CONFIGURATION ......................................................................................................... 84

AUXADC READBACK ............................................................................................................................... 85

TOUCH PANEL CONTROLLER .................................................................................... 86

TOUCH PANEL CONTROL ....................................................................................................................... 86

TOUCH PANEL READBACK..................................................................................................................... 88

TOUCH PANEL OPERATING PRINCIPLES ............................................................................................. 89

GENERAL PURPOSE INPUT/OUTPUT ........................................................................ 90

GPIO FUNCTION SELECT ....................................................................................................................... 93

INTERRUPTS ................................................................................................................ 95

CONTROL INTERFACE................................................................................................. 97

SELECTION OF CONTROL INTERFACE MODE ..................................................................................... 97

2-WIRE (I2C) CONTROL MODE ............................................................................................................... 98

3-WIRE (SPI) CONTROL MODE ............................................................................................................. 100

4-WIRE (SPI) CONTROL MODE ............................................................................................................. 101

PD, May 2011, Rev 4.1

WM8945

Production Data

POWER MANAGEMENT ............................................................................................. 102

THERMAL SHUTDOWN .............................................................................................. 103

POWER ON RESET .................................................................................................... 104

RECOMMENDED POWER UP/DOWN SEQUENCE................................................... 106

SOFTWARE RESET AND DEVICE ID......................................................................... 107

DIGITAL FILTER CHARACTERISTICS ............................................................ 157

TERMINOLOGY ...................................................................................................................................... 157

ADC FILTER RESPONSE............................................................................................ 158

ADC HIGHPASS FILTER RESPONSE ........................................................................ 159

DAC FILTER RESPONSE............................................................................................ 160

APPLICATIONS INFORMATION ...................................................................... 162

RECOMMENDED EXTERNAL COMPONENTS .......................................................... 162

AUDIO INPUT PATHS............................................................................................................................. 162

HEADPHONE / LINE OUTPUT PATHS .................................................................................................. 162

BTL SPEAKER OUTPUT CONNECTION ............................................................................................... 163

POWER SUPPLY DECOUPLING ........................................................................................................... 163

MICROPHONE BIAS CIRCUIT ............................................................................................................... 164

VIDEO BUFFER COMPONENTS............................................................................................................ 165

RECOMMENDED EXTERNAL COMPONENTS DIAGRAM .................................................................... 166

PCB LAYOUT CONSIDERATIONS ............................................................................. 166

PACKAGE DIMENSIONS .................................................................................. 167

IMPORTANT NOTICE ....................................................................................... 168

ADDRESS: ................................................................................................................... 168

REVISION HISTORY ......................................................................................... 169

PD, May 2011, Rev 4.1

Recommended Resources

Gas-sensitive alarm circuit 2

PLC controls motor forward and reverse circuit

2A current lithium-ion battery charger

A lock-out alarm circuit for phase-locked servo system

Telephone convenience lamp circuit diagram

2～20MHz variable frequency transistor oscillator

How to write SQL SEVER snapshot file network path in SQL CE connection configuration: When setting the NTFS network path in Confiure connectvity support in IIS of SQL CE 2.0, the wizard gives a prompt "For example:\\Computername\snapshot_folder_share". How should I enter the path? Expe...; hahahuhu Embedded System

NBA Trash Talk King Classic Quotes: 1. Larry Bird: 1. Bird has won the three-point contest three times. Every time he walked into the locker room and saw his opponent, he would ask disdainfully: "How is it, have you discussed it? Who wi...; heningbo Talking

Realization of FIR digital filter using DSP: FIR filters have the advantages of arbitrary amplitude characteristics and strict and accurate linear phase characteristics. Therefore, they are very attractive in modern electronic systems that requi...; 小赛跑跑 DSP and ARM Processors

bq2084 + bq29312A layout guide: Could you please provide me with the bq2084 + bq29312A layout guide? Thanks!...; CTSGARY PCB Design

Who has developed a complete solution for WIFI cameras?: [color=rgb(51, 51, 51)][font=微软雅黑,]WIFI camera complete solution development[/font][/color] [color=rgb(51, 51, 51)][font=微软雅黑,]1. Realize WIFI connection through WIFI router[/font][/color] [color=rgb(...; 1977650578 Industrial Control Electronics

EEWORLD Chip Coin Bidding——Three Books: [font=微软雅黑][size=3]The three books participating in the core currency bidding this time are: [/size][/font] [b][font=微软雅黑][size=3]A "The Art of Linux Kernel Design" [/size][/font] [font=微软雅黑][size=3]B...; eric_wang Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components