notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the lat-
est version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reason-
ably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications
unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
08/16/2012
1
IS43/46DR83200A, IS43/46DR16160A
GENERAL DESCRIPTION
Read and write accesses to the DDR2 SDRAM are burst oriented; accesses start at a selected location and continue
for a burst length of four or eight in a programmed sequence. Accesses begin with the registration of an Active
command, which is then followed by a Read or Write command. The address bits registered coincident with the active
command are used to select the bank and row to be accessed (BA0-BA1 select the bank; A0-A12 select the row). The
address bits registered coincident with the Read or Write command are used to select the starting column location
(A0-A8 for x16) and (A0-A9 for x8) for the burst access and to determine if the auto precharge A10 command is to
be issued. Prior to normal operation, the DDR2 SDRAM must be initialized. The following sections provide detailed
information covering device initialization, register definition, command descriptions and device operation.
FUNCTIONAL BLOCK DIAGRAM
DMa - DMb
RDQS,
RDQS
Notes:
1. An:n = no. of address pins - 1
2. DQm: m = no. of data pins - 1
3. For x8 devices:
DMa - DMb = DM; DQSa - DQSb = DQS;
DQSa
-
DQSb
=
DQS;
RDQS,
RDQS
available only for x8
4. For x16 devices:
DMa - DMb = UDM, LDM; DQSa - DQSb = UDQS, LDQS;
DQSa
-
DQSb
=
UDQS, LDQS
2
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
08/16/2012
IS43/46DR83200A, IS43/46DR16160A
PIN DESCRIPTION TABLE
Symbol
CK,
CK
Type
Input
Function
Clock: CK and
CK
are differential clock inputs. All address and control input signals
are sampled on the crossing of the positive edge of CK and negative edge of
CK.
Output (read) data is referenced to the crossings of CK and
CK
(both directions of
crossing).
Clock Enable: CKE HIGH activates, and CKE LOW deactivates, internal clock signals
and device input buffers and output drivers. Taking CKE LOW provides Precharge
Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row
Active in any bank). CKE is synchronous for power down entry and exit, and for self
refresh entry. CKE is asynchronous for self refresh exit. After VREF has become
stable during the power on and initialization sequence, it must be maintained for
proper operation of the CKE receiver. For proper self-refresh entry and exit, VREF
must be maintained to this input. CKE must be maintained HIGH throughout read and
write accesses. Input buffers, excluding CK,
CK,
ODT and CKE are disabled during
power-down. Input buffers, excluding CKE, are disabled during self refresh.
Chip Select: All commands are masked when
CS
is registered HIGH.
CS
provides for
external Rank selection on systems with multiple Ranks.
CS
is considered part of the
command code.
On Die Termination: ODT (registered HIGH) enables termination resistance internal
to the DDR2 SDRAM. When enabled, ODT is applied to each DQ, DQS,
DQS,
DM
signals. The ODT pin will be ignored if the EMR(1) is programmed to disable ODT.
Command Inputs:
RAS, CAS
and
WE
(along with
CS)
define the command being
entered.
Input Data Mask: DM is an input mask signal for write data. Input data is masked
when DM is sampled HIGH coincident with that input data during a Write access. DM
is sampled on both edges of DQS. Although DM pins are input only, the DM loading
matches the DQ and DQS loading. For x8, the function of DM is enabled by EMRS
command to EMR(1) [A11].
Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or
Precharge command is being applied. Bank address also determines if the mode
register or one of the extended mode registers is to be accessed during a MRS or
EMRS command cycle.
Address Inputs: Provide the row address for Active commands and the column
address and Auto Precharge bit for Read/Write commands to select one location
out of the memory array in the respective bank. A10 is sampled during a Precharge
command to determine whether the Precharge applies to one bank (A10 LOW) or all
banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0 -
BA1. The address inputs also provide the op-code during MRS or EMRS commands.
CKE
Input
CS
Input
ODT
RAS, CAS, WE
Input
Input
DM (x8) or
UDM, LDM (x16)
Input
BA0 - BA1
Input
A0 - A12
Input
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
08/16/2012
3
IS43/46DR83200A, IS43/46DR16160A
Symbol
DQ0-7 x8
DQ0-15 x16
Type
Input/
Output
Function
Data Input/Output: Bi-directional data bus.
Data Strobe: output with read data, input with write data. Edge-aligned with read data,
centered in write data. The data strobes DQS(n) may be used in single ended mode
or paired with optional complementary signals
DQS(n)
to provide differential pair
signaling to the system during both reads and writes. A control bit at EMR(1)[A10]
enables or disables all complementary data strobe signals.
Input/
Output
x8
DQS corresponds to the data on DQ0-DQ7
RDQS corresponds to the Read data on DQ0-DQ7, and is enabled by EMRS
command to EMR(1) [A11].
x16
LDQS corresponds to the data on DQ0-DQ7
UDQS corresponds to the data on DQ8-DQ15
NC
VDDQ
VSSQ
VDDL
VSSDL
VDD
VSS
VREF
Supply
Supply
Supply
Supply
Supply
Supply
Supply
No Connect: No internal electrical connection is present.
DQ Power Supply: 1.8 V +/- 0.1 V
DQ Ground
DLL Power Supply: 1.8 V +/- 0.1 V
DLL Ground
Power Supply: 1.8 V +/- 0.1 V
Ground
Reference voltage
DQS, (DQS)
RDQS, (RDQS) x8
UDQS, (UDQS),
LDQS, (LDQS) x16
4
Integrated Silicon Solution, Inc. — www.issi.com
Rev. D
08/16/2012
IS43/46DR83200A, IS43/46DR16160A
PIN CONFIGURATION
PACKAGE CODE: B 60 BALL TW-BGA (Top View) (8.00 mm x 10.5 mm Body, 0.8 mm Ball Pitch)
[i=s]This post was last edited by jishuaihu on 2015-1-27 19:44[/i] There is a requirement like this in my work. The waveform I sampled is as shown in the figure below. The waveform is continuous, and ...
[i=s]This post was last edited by zhang1gong on 2022-1-5 22:24[/i]1 Unpacking
On the afternoon of the last day of 2021, I finally received the evaluation board from Silicon Labs: BG22-EK4108A.
I opene...
Description: The picture shows a circuit for measuring the voltage of a 12V single battery in the backup power supply. The chip is a customized IC. Pins 1 and 27 are analog inputs, and pin 3 is analog...
This is a positive and negative pulse width CNC modulation signal generator, but it does not run successfully. I don't understand some parts. I would like to ask an expert to help explain it. Thank yo...
As a wireless broadband metropolitan area network standard, WiMAX technology has greater advantages than previous 3.5GHz MMDS products in terms of non-line-of-sight transmission and spectrum utiliz...[Details]
In public places such as schools, government agencies, factories and mines, as well as public corridors in residential areas, the phenomenon of long-burning lights is very common, which causes a h...[Details]
1. With the development of modern industry and the continuous improvement of automation, some medium and large control systems have been greatly facilitated, which not only makes control easier, bu...[Details]
I. Introduction
Since RS232 has a short communication distance (only 15 meters according to EAT/TAI-232 standard), and can only perform point-to-point communication, it cannot directly f...[Details]
Since the No. 4 blast furnace of Handan Iron and Steel was put into operation in 1993, its external equipment has been seriously aged, and the original PLC control system TDC3000 of the hot blast furn...[Details]
General LED lighting has a current limiting resistor in the driving circuit, and the power consumed by the resistor has nothing to do with the LED light emission. In order to improve efficiency, a...[Details]
LED lamps and bulbs are now rapidly replacing incandescent, halogen and CFL (compact fluorescent lamp) light sources in many general lighting applications. Flyback DC/DC converters are the power su...[Details]
The potentiometer is an adjustable electronic component. The main functions of the potentiometer in the circuit are as follows:
1. Used as a voltage divider
A potentiometer is a continuou...[Details]
Digital array radar (DAR) uses digital beam forming (DBF) in both receiving and transmitting modes to achieve flexible distribution and reception of RF signal power in the airspace, obtain excellent t...[Details]
TC9012F is a universal CMOS large-scale integrated circuit for infrared remote control signal transmission, suitable for remote control of TV, VTR, laser player and other equipment. In the market, ...[Details]
Capacitance Measurement
Used to verify that capacitors meet the manufacturer's specifications. For quality control, a group of capacitors may be placed in an environmental chamber and the cap...[Details]
Introduction
Automakers are working to reduce vehicle weight to reduce CO2 emissions and improve fuel efficiency. Designers are therefore seeking new technologies and design techniques that can...[Details]
Since the late 1990s, with the demand for higher system efficiency and lower power consumption, the technological update of telecommunications and data communication equipment has promoted the deve...[Details]
System Overview
The system consists of a signal preprocessing circuit, a single-chip computer AT89C2051, a systematic LED display module, a serial port data storage circuit and system software...[Details]
Introduction
As the country increases its efforts to control the atmospheric environment, motorcycle emission regulations will become stricter year by year, and motorcycles that do not meet the...[Details]
Analog electronics
京公网安备 11010802033920号
EEWORLD
