EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-61585V6-452

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CDFP70, FP-70
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size358KB,46 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-61585V6-452 Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CDFP70, FP-70

BU-61585V6-452 Parametric

Parameter NameAttribute value
Objectid1154981677
package instructionDFP, FL70,1.0
Reach Compliance Codecompliant
Address bus width16
boundary scanNO
letter of agreementMIL-STD-1553A; MIL-STD-1553B; MCAIR; STANAG-3838
Data encoding/decoding methodsBIPH-LEVEL(MANCHESTER)
Maximum data transfer rate0.125 MBps
External data bus width16
JESD-30 codeR-CDFP-F70
length48.26 mm
low power modeYES
Number of serial I/Os2
Number of terminals70
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Encapsulate equivalent codeFL70,1.0
Package shapeRECTANGULAR
Package formFLATPACK
power supply5 V
Certification statusNot Qualified
Filter levelMIL-PRF-38534
Maximum seat height3.81 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
width25.4 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
BU-65170/61580 AND BU-61585
MIL-STD-1553A/B NOTICE 2 RT
AND BC/RT/MT, ADVANCED
COMMUNICATION ENGINE (ACE)
Make sure the next
Card you purchase
has...
®
FEATURES
Fully Integrated MIL-STD-1553
Interface Terminal
Flexible Processor/Memory Interface
Standard 4K x 16 RAM and Optional
12K x 16 or 8K x 17 RAM Available
Optional RAM Parity Generation/
Checking
Automatic BC Retries
Programmable BC Gap Times
BC Frame Auto-Repeat
Flexible RT Data Buffering
Programmable
I
llegalization
DESCRIPTION
DDC's BU-65170, BU-61580 and BU-61585 Bus Controller / Remote
Terminal / Monitor Terminal (BC/RT/MT) Advanced Communication
Engine (ACE) terminals comprise a complete integrated interface
between a host processor and a MIL-STD-1553 A and B or STANAG
3838 bus.
The ACE series is packaged in a 1.9 -square-inch, 70-pin, low-profile,
cofired MultiChip Module (MCM) ceramic package that is well suited
for applications with stringent height requirements.
The BU-61585 ACE integrates dual transceiver, protocol, memory
management, processor interface logic, and a total of 12K words of
RAM in a choice of DIP or flat pack packages. The BU-61585 requires
+5 V power and either -15 V or -12 V power.
The BU-61585 internal RAM can be configured as 12K x 16 or 8K x
17. The 8K x 17 RAM feature provides capability for memory integri-
ty checking by implementing RAM parity generation and verification
on all accesses. To minimize board space and “glue” logic, the ACE
provides ultimate flexibility in interfacing to a host processor and inter-
nal/external RAM.
The advanced functional architecture of the ACE terminals provides
software compatibility to DDC's Advanced Integrated Multiplexer
(AIM) series hybrids, while incorporating a multiplicity of architectural
enhancements. It allows flexible operation while off-loading the host
processor, ensuring data sample consistency, and supports bulk data
transfers.The ACE hybrids may be operated at either 12 or 16 MHz.
Wire bond options allow for programmable RT address (hardwired is
standard) and external transmitter inhibit inputs.
Selective Message Monitor
Simultaneous RT/Monitor Mode
FOR MORE INFORMATION CONTACT:
Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com
Technical Support:
1-800-DDC-5757 ext. 7771
All trademarks are the property of their respective owners.
©
1992, 1999 Data Device Corporation
Merging GSM with WLAN in a mobile handset needn''t cause int
Multi-mode handsets are designed to work in conventional wireless LAN (WLAN) hotspots as well as in GSM cellular networks. Multi-mode communication is important to consumers for applications such as G...
fly RF/Wirelessly
Altara White Paper - Implementing Image Format Conversion in FPGA
Before broadcast images can be stored, encoded, or displayed, they must be converted to HD or other resolutions. Altera's 1080p Video Design Workbench helps system designers easily develop custom imag...
FPGA小牛 FPGA/CPLD
About the choice of charging chip
In the input voltage range of 0.1-6V, it will mainly focus on the range of 0.1-3.5V to charge the 3.7V rechargeable lithium battery. What kind of battery management chip is good? According to what I k...
chengguo Analogue and Mixed Signal
Getting Started - CISC or RISC
Getting Started - CISC or RISC CISC-Von Neumann system--INTEL 8086, ARM7, MIPS... RISC-Harward system--AVR, ARM9... The two are different, each has its own advantages, and each company's microcontroll...
geyin Robotics Development
Everyone is getting enough sleep, right? Sweet dreams!
:), but a reminder, in future life and study, it is better to stay up late less, it is not good for your health hehe...
soso Electronics Design Contest
Thank you for being there + the extraordinary me in 2019
In fact, 2019 was the most extraordinary year. I made several life-changing decisions, which could lead to smooth sailing or setbacks. The first one was that I resigned and left the company where I ha...
RF-刘海石 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2715  2432  350  1885  1078  55  49  8  38  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号